Changeset 7b187ef in mainline for kernel/arch/ppc32/include


Ignore:
Timestamp:
2009-02-02T16:22:35Z (17 years ago)
Author:
Martin Decky <martin@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
0867321
Parents:
34259b9
Message:

ppc32: strict coherency, compatible TLB flush

Location:
kernel/arch/ppc32/include
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/ppc32/include/asm/regname.h

    r34259b9 r7b187ef  
    225225#define hid0_icfi       (1 << 11)
    226226#define hid0_dci        (1 << 10)
     227#define hid0_sten       (1 << 7)
    227228
    228229#endif
  • kernel/arch/ppc32/include/barrier.h

    r34259b9 r7b187ef  
    5656                "sync\n"
    5757                "icbi 0, %0\n"
     58                "sync\n"
    5859                "isync\n"
    5960                :: "r" (addr)
     
    7778        }
    7879
    79         asm volatile ("isync");
     80        asm volatile (
     81                "sync\n"
     82                "isync\n"
     83        );
    8084}
    8185
Note: See TracChangeset for help on using the changeset viewer.