Changeset 4a00bc9 in mainline for uspace/drv/bus/usb
- Timestamp:
- 2018-01-10T13:29:52Z (8 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 398a94c
- Parents:
- f92f6b1
- git-author:
- Ondřej Hlavatý <aearsis@…> (2018-01-10 13:28:21)
- git-committer:
- Ondřej Hlavatý <aearsis@…> (2018-01-10 13:29:52)
- Location:
- uspace/drv/bus/usb/xhci
- Files:
-
- 4 edited
-
endpoint.c (modified) (1 diff)
-
hw_struct/trb.h (modified) (1 diff)
-
transfers.c (modified) (1 diff)
-
trb_ring.c (modified) (2 diffs)
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/usb/xhci/endpoint.c
rf92f6b1 r4a00bc9 429 429 430 430 usb_transfer_type_t tt = ep->base.transfer_type; 431 assert(tt < ARRAY_SIZE(setup_ep_ctx_helpers));432 431 433 432 memset(ep_ctx, 0, sizeof(*ep_ctx)); -
uspace/drv/bus/usb/xhci/hw_struct/trb.h
rf92f6b1 r4a00bc9 96 96 xhci_dword_t status; 97 97 xhci_dword_t control; 98 } __attribute__((packed)) xhci_trb_t;98 } __attribute__((packed)) __attribute__((aligned(16))) xhci_trb_t; 99 99 100 100 #define TRB_TYPE(trb) XHCI_DWORD_EXTRACT((trb).control, 15, 10) -
uspace/drv/bus/usb/xhci/transfers.c
rf92f6b1 r4a00bc9 341 341 342 342 const usb_transfer_type_t type = batch->ep->transfer_type; 343 assert(type >= 0 && type < ARRAY_SIZE(transfer_handlers));344 343 assert(transfer_handlers[type]); 345 344 -
uspace/drv/bus/usb/xhci/trb_ring.c
rf92f6b1 r4a00bc9 151 151 if (!next_segment) 152 152 next_segment = list_first(&ring->segments); 153 assert(next_segment); 153 154 154 155 ring->enqueue_segment = list_get_instance(next_segment, trb_segment_t, segments_link); … … 207 208 xhci_trb_t *trb = first_trb; 208 209 for (size_t i = 0; i < trbs; ++i, ++trb) { 209 if ( trb_generates_interrupt(trb)) {210 if (phys && trb_generates_interrupt(trb)) { 210 211 if (*phys) 211 212 return ENOTSUP;
Note:
See TracChangeset
for help on using the changeset viewer.
