Changeset 3bacee1 in mainline for kernel/arch/mips32/include


Ignore:
Timestamp:
2018-04-12T16:27:17Z (8 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
3cf22f9
Parents:
76d0981d
git-author:
Jiri Svoboda <jiri@…> (2018-04-11 19:25:33)
git-committer:
Jiri Svoboda <jiri@…> (2018-04-12 16:27:17)
Message:

Make ccheck-fix again and commit more good files.

Location:
kernel/arch/mips32/include/arch
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/mips32/include/arch/asm.h

    r76d0981d r3bacee1  
    5757
    5858        asm volatile (
    59                 "and %[base], $29, %[mask]\n"
    60                 : [base] "=r" (base)
    61                 : [mask] "r" (~(STACK_SIZE - 1))
     59            "and %[base], $29, %[mask]\n"
     60            : [base] "=r" (base)
     61            : [mask] "r" (~(STACK_SIZE - 1))
    6262        );
    6363
  • kernel/arch/mips32/include/arch/mm/tlb.h

    r76d0981d r3bacee1  
    8282                unsigned : 2;       /* zero */
    8383#endif
    84         } __attribute__ ((packed));
     84        } __attribute__((packed));
    8585        uint32_t value;
    8686} entry_lo_t;
     
    9797                unsigned vpn2 : 19;
    9898#endif
    99         } __attribute__ ((packed));
     99        } __attribute__((packed));
    100100        uint32_t value;
    101101} entry_hi_t;
     
    112112                unsigned : 7;
    113113#endif
    114         } __attribute__ ((packed));
     114        } __attribute__((packed));
    115115        uint32_t value;
    116116} page_mask_t;
     
    127127                unsigned p : 1;
    128128#endif
    129         } __attribute__ ((packed));
     129        } __attribute__((packed));
    130130        uint32_t value;
    131131} tlb_index_t;
Note: See TracChangeset for help on using the changeset viewer.