Changeset 3bacee1 in mainline for kernel/arch/arm32/include


Ignore:
Timestamp:
2018-04-12T16:27:17Z (8 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
3cf22f9
Parents:
76d0981d
git-author:
Jiri Svoboda <jiri@…> (2018-04-11 19:25:33)
git-committer:
Jiri Svoboda <jiri@…> (2018-04-12 16:27:17)
Message:

Make ccheck-fix again and commit more good files.

Location:
kernel/arch/arm32/include/arch
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/arm32/include/arch/asm.h

    r76d0981d r3bacee1  
    5959{
    6060#ifdef PROCESSOR_ARCH_armv7_a
    61         asm volatile ( "wfe" );
     61        asm volatile ("wfe");
    6262#elif defined(PROCESSOR_ARCH_armv6) | defined(PROCESSOR_arm926ej_s) | defined(PROCESSOR_arm920t)
    6363        WFI_write(0);
     
    107107
    108108        asm volatile (
    109                 "and %[v], sp, %[size]\n"
    110                 : [v] "=r" (v)
    111                 : [size] "r" (~(STACK_SIZE - 1))
     109            "and %[v], sp, %[size]\n"
     110            : [v] "=r" (v)
     111            : [size] "r" (~(STACK_SIZE - 1))
    112112        );
    113113
  • kernel/arch/arm32/include/arch/security_ext.h

    r76d0981d r3bacee1  
    7777static inline bool sec_ext_is_secure(void)
    7878{
    79         return sec_ext_is_implemented()
    80             && (sec_ext_is_monitor_mode() || !(SCR_read() & SCR_NS_FLAG));
     79        return sec_ext_is_implemented() &&
     80            (sec_ext_is_monitor_mode() || !(SCR_read() & SCR_NS_FLAG));
    8181}
    8282
Note: See TracChangeset for help on using the changeset viewer.