Changeset 09ab0a9a in mainline for kernel/arch/arm32/src/cpu


Ignore:
Timestamp:
2018-09-13T12:05:53Z (7 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
cc74cb5
Parents:
b2aaaa0
git-author:
Jiri Svoboda <jiri@…> (2018-09-13 07:09:46)
git-committer:
Jiri Svoboda <jiri@…> (2018-09-13 12:05:53)
Message:

Fix vertical spacing with new Ccheck revision.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/arm32/src/cpu/cpu.c

    rb2aaaa0 r09ab0a9a  
    6060static unsigned dcache_linesize_log(unsigned level);
    6161
    62 
    6362/** Implementers (vendor) names */
    6463static const char *implementer(unsigned id)
     
    9998                return arch_data[0];
    10099}
    101 
    102100
    103101/** Retrieves processor identification from CP15 register 0.
     
    317315}
    318316
    319 
    320317void cpu_dcache_flush(void)
    321318{
Note: See TracChangeset for help on using the changeset viewer.