Changeset 00b38a3 in mainline for kernel/arch/sparc64/include/trap
- Timestamp:
- 2006-09-28T15:48:31Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- c23baab
- Parents:
- a9ac978
- File:
- 
      - 1 edited
 
 - 
          
  kernel/arch/sparc64/include/trap/interrupt.h (modified) (2 diffs)
 
Legend:
- Unmodified
- Added
- Removed
- 
      kernel/arch/sparc64/include/trap/interrupt.hra9ac978 r00b38a3 51 51 #define ASI_UDB_INTR_W_DATA_1 0x50 52 52 #define ASI_UDB_INTR_W_DATA_2 0x60 53 #define ASI_UDB_INTR_W_DISPATCH 0x70 53 54 54 55 /* VA's used with ASI_UDB_INTR_R register. */ … … 56 57 #define ASI_UDB_INTR_R_DATA_1 0x50 57 58 #define ASI_UDB_INTR_R_DATA_2 0x60 59 60 /* Shifts in the Interrupt Vector Dispatch virtual address. */ 61 #define INTR_VEC_DISPATCH_MID_SHIFT 14 62 63 /* Bits in the Interrupt Dispatch Status register. */ 64 #define INTR_DISPATCH_STATUS_NACK 0x2 65 #define INTR_DISPATCH_STATUS_BUSY 0x1 58 66 59 67 #define TT_INTERRUPT_LEVEL_1 0x41 
  Note:
 See   TracChangeset
 for help on using the changeset viewer.
  
