Changeset 008029d in mainline for arch/sparc64/include


Ignore:
Timestamp:
2006-02-21T23:36:37Z (20 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
f5df72d
Parents:
c2942d8
Message:

sparc64 work.
Add initial TLB miss handlers.

Location:
arch/sparc64/include
Files:
2 edited

Legend:

Unmodified
Added
Removed

  • arch/sparc64/include/atomic.h

    rc2942d8 r008029d  
    5454                "casx %0, %1, %2\n"
    5555                "cmp %1, %2\n"
    56                 "bne 0b\n"
     56                "bne 0b\n"              /* The operation failed and must be attempted again if a != b. */
    5757                "nop\n"
    5858                : "=m" (*((__u64 *)x)), "=r" (a), "=r" (b)

  • arch/sparc64/include/mm/tlb.h

    rc2942d8 r008029d  
    269269}
    270270
     271extern void fast_instruction_access_mmu_miss(void);
     272extern void fast_data_access_mmu_miss(void);
     273extern void fast_data_access_protection(void);
     274
    271275#endif
Note: See TracChangeset for help on using the changeset viewer.