1 | /*
|
---|
2 | * Copyright (c) 2017 Petr Manek
|
---|
3 | * All rights reserved.
|
---|
4 | *
|
---|
5 | * Redistribution and use in source and binary forms, with or without
|
---|
6 | * modification, are permitted provided that the following conditions
|
---|
7 | * are met:
|
---|
8 | *
|
---|
9 | * - Redistributions of source code must retain the above copyright
|
---|
10 | * notice, this list of conditions and the following disclaimer.
|
---|
11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
12 | * notice, this list of conditions and the following disclaimer in the
|
---|
13 | * documentation and/or other materials provided with the distribution.
|
---|
14 | * - The name of the author may not be used to endorse or promote products
|
---|
15 | * derived from this software without specific prior written permission.
|
---|
16 | *
|
---|
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
27 | */
|
---|
28 |
|
---|
29 | /** @addtogroup drvusbxhci
|
---|
30 | * @{
|
---|
31 | */
|
---|
32 | /** @file
|
---|
33 | * @brief The host controller endpoint management.
|
---|
34 | */
|
---|
35 |
|
---|
36 | #ifndef XHCI_ENDPOINT_H
|
---|
37 | #define XHCI_ENDPOINT_H
|
---|
38 |
|
---|
39 | #include <assert.h>
|
---|
40 |
|
---|
41 | #include <usb/debug.h>
|
---|
42 | #include <usb/host/dma_buffer.h>
|
---|
43 | #include <usb/host/endpoint.h>
|
---|
44 | #include <usb/host/hcd.h>
|
---|
45 | #include <ddf/driver.h>
|
---|
46 |
|
---|
47 | #include "trb_ring.h"
|
---|
48 |
|
---|
49 | #include "transfers.h"
|
---|
50 |
|
---|
51 | typedef struct xhci_device xhci_device_t;
|
---|
52 | typedef struct xhci_endpoint xhci_endpoint_t;
|
---|
53 | typedef struct xhci_bus xhci_bus_t;
|
---|
54 |
|
---|
55 | enum {
|
---|
56 | EP_TYPE_INVALID = 0,
|
---|
57 | EP_TYPE_ISOCH_OUT = 1,
|
---|
58 | EP_TYPE_BULK_OUT = 2,
|
---|
59 | EP_TYPE_INTERRUPT_OUT = 3,
|
---|
60 | EP_TYPE_CONTROL = 4,
|
---|
61 | EP_TYPE_ISOCH_IN = 5,
|
---|
62 | EP_TYPE_BULK_IN = 6,
|
---|
63 | EP_TYPE_INTERRUPT_IN = 7
|
---|
64 | };
|
---|
65 |
|
---|
66 | /** Connector structure linking endpoint context to the endpoint. */
|
---|
67 | typedef struct xhci_endpoint {
|
---|
68 | endpoint_t base; /**< Inheritance. Keep this first. */
|
---|
69 |
|
---|
70 | /** Main transfer ring (unused if streams are enabled) */
|
---|
71 | xhci_trb_ring_t ring;
|
---|
72 |
|
---|
73 | /** Primary stream context array (or NULL if endpoint doesn't use streams). */
|
---|
74 | xhci_stream_ctx_t *primary_stream_ctx_array;
|
---|
75 | dma_buffer_t primary_stream_ctx_dma;
|
---|
76 |
|
---|
77 | /** Primary stream ring array (or NULL if endpoint doesn't use streams). */
|
---|
78 | xhci_trb_ring_t *primary_stream_rings;
|
---|
79 |
|
---|
80 | /** Size of the allocated primary stream context array (and ring array). */
|
---|
81 | uint16_t primary_stream_ctx_array_size;
|
---|
82 |
|
---|
83 | /* Maximum number of primary streams (0 - 2^16). */
|
---|
84 | uint32_t max_streams;
|
---|
85 |
|
---|
86 | /** Maximum number of consecutive USB transactions (0-15) that should be executed per scheduling opportunity */
|
---|
87 | uint8_t max_burst;
|
---|
88 |
|
---|
89 | /** Maximum number of bursts within an interval that this endpoint supports */
|
---|
90 | uint8_t mult;
|
---|
91 |
|
---|
92 | /** Scheduling interval for periodic endpoints, as a number of 125us units. (0 - 2^16) */
|
---|
93 | uint32_t interval;
|
---|
94 |
|
---|
95 | /** This field is a valid pointer for (and only for) isochronous transfers. */
|
---|
96 | struct {
|
---|
97 | /** The maximum size of an isochronous transfer and therefore the size of buffers */
|
---|
98 | size_t max_size;
|
---|
99 |
|
---|
100 | /** Isochronous scheduled transfers with respective buffers */
|
---|
101 | #define XHCI_ISOCH_BUFFER_COUNT 4
|
---|
102 | xhci_isoch_transfer_t transfers[XHCI_ISOCH_BUFFER_COUNT];
|
---|
103 |
|
---|
104 | /** Indices to transfers */
|
---|
105 | size_t dequeue, enqueue;
|
---|
106 |
|
---|
107 | /** Are isochronous transfers started? */
|
---|
108 | bool started;
|
---|
109 |
|
---|
110 | /** Protects common buffers. */
|
---|
111 | fibril_mutex_t guard;
|
---|
112 |
|
---|
113 | /** Signals filled buffer. */
|
---|
114 | fibril_condvar_t avail;
|
---|
115 | } isoch [0];
|
---|
116 | } xhci_endpoint_t;
|
---|
117 |
|
---|
118 | #define XHCI_EP_FMT "(%d:%d %s)"
|
---|
119 | /* FIXME: "Device -1" messes up log messages, figure out a better way. */
|
---|
120 | #define XHCI_EP_ARGS(ep) \
|
---|
121 | ((ep).base.device ? (ep).base.device->address : -1), \
|
---|
122 | ((ep).base.endpoint), \
|
---|
123 | (usb_str_transfer_type((ep).base.transfer_type))
|
---|
124 |
|
---|
125 | typedef struct xhci_device {
|
---|
126 | device_t base; /**< Inheritance. Keep this first. */
|
---|
127 |
|
---|
128 | /** Slot ID assigned to the device by xHC. */
|
---|
129 | uint32_t slot_id;
|
---|
130 |
|
---|
131 | /** Corresponding port on RH */
|
---|
132 | uint8_t rh_port;
|
---|
133 |
|
---|
134 | /** USB Tier of the device */
|
---|
135 | uint8_t tier;
|
---|
136 |
|
---|
137 | /** Route string */
|
---|
138 | uint32_t route_str;
|
---|
139 |
|
---|
140 | /** Place to store the allocated context */
|
---|
141 | dma_buffer_t dev_ctx;
|
---|
142 |
|
---|
143 | /** Flag indicating whether the device is USB3 (it's USB2 otherwise). */
|
---|
144 | bool usb3;
|
---|
145 | } xhci_device_t;
|
---|
146 |
|
---|
147 | #define XHCI_DEV_FMT "(%s, slot %d)"
|
---|
148 | #define XHCI_DEV_ARGS(dev) ddf_fun_get_name((dev).base.fun), (dev).slot_id
|
---|
149 |
|
---|
150 | int xhci_endpoint_init(xhci_endpoint_t *, device_t *, const usb_endpoint_descriptors_t *);
|
---|
151 | void xhci_endpoint_fini(xhci_endpoint_t *);
|
---|
152 |
|
---|
153 | int xhci_endpoint_request_streams(xhci_hc_t *, xhci_device_t *, xhci_endpoint_t *, unsigned);
|
---|
154 |
|
---|
155 | uint8_t xhci_endpoint_dci(xhci_endpoint_t *);
|
---|
156 | uint8_t xhci_endpoint_index(xhci_endpoint_t *);
|
---|
157 |
|
---|
158 | void xhci_setup_endpoint_context(xhci_endpoint_t *, xhci_ep_ctx_t *);
|
---|
159 |
|
---|
160 | xhci_endpoint_t * xhci_device_get_endpoint(xhci_device_t *, usb_endpoint_t);
|
---|
161 |
|
---|
162 | static inline xhci_device_t * xhci_device_get(device_t *dev)
|
---|
163 | {
|
---|
164 | assert(dev);
|
---|
165 | return (xhci_device_t *) dev;
|
---|
166 | }
|
---|
167 |
|
---|
168 | static inline xhci_endpoint_t * xhci_endpoint_get(endpoint_t *ep)
|
---|
169 | {
|
---|
170 | assert(ep);
|
---|
171 | return (xhci_endpoint_t *) ep;
|
---|
172 | }
|
---|
173 |
|
---|
174 | static inline xhci_device_t * xhci_ep_to_dev(xhci_endpoint_t *ep)
|
---|
175 | {
|
---|
176 | assert(ep);
|
---|
177 | return xhci_device_get(ep->base.device);
|
---|
178 | }
|
---|
179 |
|
---|
180 | #endif
|
---|
181 |
|
---|
182 | /**
|
---|
183 | * @}
|
---|
184 | */
|
---|