1 | /*
|
---|
2 | * Copyright (c) 2018 Ondrej Hlavaty, Petr Manek, Michal Staruch
|
---|
3 | * All rights reserved.
|
---|
4 | *
|
---|
5 | * Redistribution and use in source and binary forms, with or without
|
---|
6 | * modification, are permitted provided that the following conditions
|
---|
7 | * are met:
|
---|
8 | *
|
---|
9 | * - Redistributions of source code must retain the above copyright
|
---|
10 | * notice, this list of conditions and the following disclaimer.
|
---|
11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
12 | * notice, this list of conditions and the following disclaimer in the
|
---|
13 | * documentation and/or other materials provided with the distribution.
|
---|
14 | * - The name of the author may not be used to endorse or promote products
|
---|
15 | * derived from this software without specific prior written permission.
|
---|
16 | *
|
---|
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
27 | */
|
---|
28 | /** @addtogroup libusbhost
|
---|
29 | * @{
|
---|
30 | */
|
---|
31 | /** @file
|
---|
32 | * xHCI bus interface.
|
---|
33 | */
|
---|
34 |
|
---|
35 | #include <usb/descriptor.h>
|
---|
36 |
|
---|
37 | #include "hc.h"
|
---|
38 | #include "device.h"
|
---|
39 | #include "endpoint.h"
|
---|
40 | #include "transfers.h"
|
---|
41 |
|
---|
42 | #include "bus.h"
|
---|
43 |
|
---|
44 | static const bus_ops_t xhci_bus_ops = {
|
---|
45 | .interrupt = hc_interrupt,
|
---|
46 | .status = hc_status,
|
---|
47 |
|
---|
48 | .device_enumerate = xhci_device_enumerate,
|
---|
49 | .device_gone = xhci_device_gone,
|
---|
50 | .device_online = xhci_device_online,
|
---|
51 | .device_offline = xhci_device_offline,
|
---|
52 |
|
---|
53 | .endpoint_create = xhci_endpoint_create,
|
---|
54 | .endpoint_destroy = xhci_endpoint_destroy,
|
---|
55 | .endpoint_register = xhci_endpoint_register,
|
---|
56 | .endpoint_unregister = xhci_endpoint_unregister,
|
---|
57 |
|
---|
58 | .batch_schedule = xhci_transfer_schedule,
|
---|
59 | .batch_create = xhci_transfer_create,
|
---|
60 | .batch_destroy = xhci_transfer_destroy,
|
---|
61 | };
|
---|
62 |
|
---|
63 | /** Initialize XHCI bus.
|
---|
64 | * @param[in] bus Allocated XHCI bus to initialize.
|
---|
65 | * @param[in] hc Associated host controller, which manages the bus.
|
---|
66 | *
|
---|
67 | * @return Error code.
|
---|
68 | */
|
---|
69 | errno_t xhci_bus_init(xhci_bus_t *bus, xhci_hc_t *hc)
|
---|
70 | {
|
---|
71 | assert(bus);
|
---|
72 |
|
---|
73 | bus_init(&bus->base, sizeof(xhci_device_t));
|
---|
74 |
|
---|
75 | bus->devices_by_slot = calloc(hc->max_slots, sizeof(xhci_device_t *));
|
---|
76 | if (!bus->devices_by_slot)
|
---|
77 | return ENOMEM;
|
---|
78 |
|
---|
79 | bus->hc = hc;
|
---|
80 | bus->base.ops = &xhci_bus_ops;
|
---|
81 | return EOK;
|
---|
82 | }
|
---|
83 |
|
---|
84 | /** Finalize XHCI bus.
|
---|
85 | * @param[in] bus XHCI bus to finalize.
|
---|
86 | */
|
---|
87 | void xhci_bus_fini(xhci_bus_t *bus)
|
---|
88 | {
|
---|
89 | // FIXME: Ensure there are no more devices?
|
---|
90 | free(bus->devices_by_slot);
|
---|
91 | // FIXME: Something else we forgot?
|
---|
92 | }
|
---|
93 |
|
---|
94 | /**
|
---|
95 | * @}
|
---|
96 | */
|
---|