source: mainline/uspace/drv/bus/usb/uhci/uhci_batch.c@ 5fe3f954

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 5fe3f954 was 1d758fc, checked in by Ondřej Hlavatý <aearsis@…>, 8 years ago

usb: rethinking DMA buffers

  • Property mode set to 100644
File size: 10.2 KB
RevLine 
[4192d3d6]1/*
2 * Copyright (c) 2011 Jan Vesely
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
[58563585]28
[17ceb72]29/** @addtogroup drvusbuhcihc
[4192d3d6]30 * @{
31 */
32/** @file
[910ca3f]33 * @brief UHCI driver USB transfer structure
[4192d3d6]34 */
[8064c2f6]35
36#include <assert.h>
[4192d3d6]37#include <errno.h>
[3f162ab]38#include <macros.h>
[8064c2f6]39#include <mem.h>
40#include <stdlib.h>
[4192d3d6]41
[bdc8ab1]42#include <usb/usb.h>
[4192d3d6]43#include <usb/debug.h>
[8064c2f6]44#include <usb/host/endpoint.h>
[8fc61c8]45#include <usb/host/utils/malloc32.h>
[4192d3d6]46
[07f49ae]47#include "uhci_batch.h"
[c6f82e5]48#include "hc.h"
[87644b4]49#include "hw_struct/transfer_descriptor.h"
[4192d3d6]50
51#define DEFAULT_ERROR_COUNT 3
[3afb758]52
[5fd9c30]53/** Transfer batch setup table. */
54static void (*const batch_setup[])(uhci_transfer_batch_t*);
[76fbd9a]55
[5fd9c30]56/** Destroys uhci_transfer_batch_t structure.
[28d9c95]57 *
[5fd9c30]58 * @param[in] uhci_batch Instance to destroy.
[28d9c95]59 */
[5fd9c30]60void uhci_transfer_batch_destroy(uhci_transfer_batch_t *uhci_batch)
[2cc6e97]61{
[b991d37]62 assert(uhci_batch);
[c21e6a5]63 dma_buffer_free(&uhci_batch->uhci_dma_buffer);
[5fd9c30]64 free(uhci_batch);
[2cc6e97]65}
[76fbd9a]66
[17ceb72]67/** Allocate memory and initialize internal data structure.
[a7e2f0d]68 *
[f7ac3f3]69 * @param[in] usb_batch Pointer to generic USB batch structure.
[f706355]70 * @return Valid pointer if all structures were successfully created,
[17ceb72]71 * NULL otherwise.
[5fd9c30]72 */
73uhci_transfer_batch_t * uhci_transfer_batch_create(endpoint_t *ep)
74{
75 uhci_transfer_batch_t *uhci_batch =
76 calloc(1, sizeof(uhci_transfer_batch_t));
77 if (!uhci_batch) {
[a1732929]78 usb_log_error("Failed to allocate UHCI batch.");
[5fd9c30]79 return NULL;
80 }
81
82 usb_transfer_batch_init(&uhci_batch->base, ep);
83
84 link_initialize(&uhci_batch->link);
85 return uhci_batch;
86}
87
88/* Prepares batch for commiting.
[17ceb72]89 *
[508a0ca]90 * Determines the number of needed transfer descriptors (TDs).
91 * Prepares a transport buffer (that is accessible by the hardware).
[910ca3f]92 * Initializes parameters needed for the transfer and callback.
[a7e2f0d]93 */
[5fd9c30]94int uhci_transfer_batch_prepare(uhci_transfer_batch_t *uhci_batch)
[4192d3d6]95{
[1cf26ab]96 static_assert((sizeof(td_t) % 16) == 0);
[2ab6875]97
[5fd9c30]98 usb_transfer_batch_t *usb_batch = &uhci_batch->base;
99
[1d758fc]100 uhci_batch->td_count = (usb_batch->size + usb_batch->ep->max_packet_size - 1)
[5fd9c30]101 / usb_batch->ep->max_packet_size;
102
[b991d37]103 if (usb_batch->ep->transfer_type == USB_TRANSFER_CONTROL) {
104 uhci_batch->td_count += 2;
[7dd3318]105 }
106
[17873ac7]107 const size_t setup_size = (usb_batch->ep->transfer_type == USB_TRANSFER_CONTROL)
[5fd9c30]108 ? USB_SETUP_PACKET_SIZE
109 : 0;
110
[b991d37]111 const size_t total_size = (sizeof(td_t) * uhci_batch->td_count)
[c21e6a5]112 + sizeof(qh_t) + setup_size;
113
114 if (dma_buffer_alloc(&uhci_batch->uhci_dma_buffer, total_size)) {
[a1732929]115 usb_log_error("Failed to allocate UHCI buffer.");
[5fd9c30]116 return ENOMEM;
117 }
[c21e6a5]118 memset(uhci_batch->uhci_dma_buffer.virt, 0, total_size);
[4192d3d6]119
[c21e6a5]120 uhci_batch->tds = uhci_batch->uhci_dma_buffer.virt;
121 uhci_batch->qh = (qh_t *) &uhci_batch->tds[uhci_batch->td_count];
[2cc6e97]122
[b991d37]123 qh_init(uhci_batch->qh);
124 qh_set_element_td(uhci_batch->qh, &uhci_batch->tds[0]);
[2cc6e97]125
[c21e6a5]126 void *setup_buffer = uhci_transfer_batch_setup_buffer(uhci_batch);
127 assert(setup_buffer == (void *) (uhci_batch->qh + 1));
[b991d37]128 /* Copy SETUP packet data to the device buffer */
[c21e6a5]129 memcpy(setup_buffer, usb_batch->setup.buffer, setup_size);
130
[c4fb5ecd]131 usb_log_debug2("Batch %p " USB_TRANSFER_BATCH_FMT
[a1732929]132 " memory structures ready.", usb_batch,
[b991d37]133 USB_TRANSFER_BATCH_ARGS(*usb_batch));
[5d915b7]134
[790318e]135 assert(batch_setup[usb_batch->ep->transfer_type]);
[5fd9c30]136 batch_setup[usb_batch->ep->transfer_type](uhci_batch);
[b991d37]137
[5fd9c30]138 return EOK;
[4192d3d6]139}
[76fbd9a]140
[17ceb72]141/** Check batch TDs for activity.
[a7e2f0d]142 *
[5f57929]143 * @param[in] uhci_batch Batch structure to use.
[a7e2f0d]144 * @return False, if there is an active TD, true otherwise.
[17ceb72]145 *
146 * Walk all TDs. Stop with false if there is an active one (it is to be
[910ca3f]147 * processed). Stop with true if an error is found. Return true if the last TD
[17ceb72]148 * is reached.
[a7e2f0d]149 */
[5fd9c30]150bool uhci_transfer_batch_check_completed(uhci_transfer_batch_t *uhci_batch)
[4192d3d6]151{
[b991d37]152 assert(uhci_batch);
[17873ac7]153 usb_transfer_batch_t *batch = &uhci_batch->base;
[81dce9f]154
[b991d37]155 usb_log_debug2("Batch %p " USB_TRANSFER_BATCH_FMT
[a1732929]156 " checking %zu transfer(s) for completion.",
[17873ac7]157 uhci_batch, USB_TRANSFER_BATCH_ARGS(*batch),
[b991d37]158 uhci_batch->td_count);
[db51a6a6]159 batch->transferred_size = 0;
[75f9dcd]160
[c6f82e5]161 uhci_endpoint_t *uhci_ep = (uhci_endpoint_t *) batch->ep;
162
[75f9dcd]163 for (size_t i = 0;i < uhci_batch->td_count; ++i) {
[b991d37]164 if (td_is_active(&uhci_batch->tds[i])) {
[7dd3318]165 return false;
[600733e]166 }
[c5b93dc]167
[17873ac7]168 batch->error = td_status(&uhci_batch->tds[i]);
169 if (batch->error != EOK) {
170 assert(batch->ep != NULL);
[b991d37]171
[b64fbc9]172 usb_log_debug("Batch %p found error TD(%zu->%p):%"
[a1732929]173 PRIx32 ".", uhci_batch, i,
[b64fbc9]174 &uhci_batch->tds[i], uhci_batch->tds[i].status);
[b991d37]175 td_print_status(&uhci_batch->tds[i]);
[feb10c88]176
[c6f82e5]177 uhci_ep->toggle = td_toggle(&uhci_batch->tds[i]);
[2755a622]178 goto substract_ret;
[7dd3318]179 }
[c5b93dc]180
[db51a6a6]181 batch->transferred_size
[b991d37]182 += td_act_size(&uhci_batch->tds[i]);
183 if (td_is_short(&uhci_batch->tds[i]))
[c5b93dc]184 goto substract_ret;
[4192d3d6]185 }
[c5b93dc]186substract_ret:
[db51a6a6]187 if (batch->transferred_size > 0 && batch->ep->transfer_type == USB_TRANSFER_CONTROL) {
188 assert(batch->transferred_size >= USB_SETUP_PACKET_SIZE);
189 batch->transferred_size -= USB_SETUP_PACKET_SIZE;
[2755a622]190 }
[17873ac7]191
[1d758fc]192 assert(batch->transferred_size <= batch->size);
[17873ac7]193
[7dd3318]194 return true;
[4192d3d6]195}
[76fbd9a]196
[f7ac3f3]197/** Direction to pid conversion table */
[25d224c6]198static const usb_packet_id direction_pids[] = {
199 [USB_DIRECTION_IN] = USB_PID_IN,
200 [USB_DIRECTION_OUT] = USB_PID_OUT,
201};
[76fbd9a]202
[910ca3f]203/** Prepare generic data transfer
[a7e2f0d]204 *
[5f57929]205 * @param[in] uhci_batch Batch structure to use.
[25d224c6]206 * @param[in] dir Communication direction.
[17ceb72]207 *
[910ca3f]208 * Transactions with alternating toggle bit and supplied pid value.
[20a1e76]209 * The last transfer is marked with IOC flag.
[a7e2f0d]210 */
[5fd9c30]211static void batch_data(uhci_transfer_batch_t *uhci_batch)
[0e06a14]212{
[b991d37]213 assert(uhci_batch);
[5fd9c30]214
215 usb_direction_t dir = uhci_batch->base.dir;
[25d224c6]216 assert(dir == USB_DIRECTION_OUT || dir == USB_DIRECTION_IN);
[5d915b7]217
[9a790ad1]218
[25d224c6]219 const usb_packet_id pid = direction_pids[dir];
[b991d37]220 const bool low_speed =
[888238e9]221 uhci_batch->base.ep->device->speed == USB_SPEED_LOW;
[5fd9c30]222 const size_t mps = uhci_batch->base.ep->max_packet_size;
[b991d37]223
[c6f82e5]224 uhci_endpoint_t *uhci_ep = (uhci_endpoint_t *) uhci_batch->base.ep;
225
226 int toggle = uhci_ep->toggle;
[3e37964]227 assert(toggle == 0 || toggle == 1);
[0e06a14]228
[508a0ca]229 size_t td = 0;
[1d758fc]230 size_t remain_size = uhci_batch->base.size;
[b991d37]231 char *buffer = uhci_transfer_batch_data_buffer(uhci_batch);
232
[0e06a14]233 while (remain_size > 0) {
[3f162ab]234 const size_t packet_size = min(remain_size, mps);
[c8dd5b1]235
[b991d37]236 const td_t *next_td = (td + 1 < uhci_batch->td_count)
237 ? &uhci_batch->tds[td + 1] : NULL;
[30a4301]238
[b991d37]239 assert(td < uhci_batch->td_count);
[bcaefe3]240 td_init(
[b991d37]241 &uhci_batch->tds[td], DEFAULT_ERROR_COUNT, packet_size,
[a5b3de6]242 toggle, false, low_speed, uhci_batch->base.target, pid, buffer, next_td);
[bcaefe3]243
[910ca3f]244 ++td;
[bcaefe3]245 toggle = 1 - toggle;
[910ca3f]246 buffer += packet_size;
[0e06a14]247 remain_size -= packet_size;
248 }
[b991d37]249 td_set_ioc(&uhci_batch->tds[td - 1]);
[c6f82e5]250 uhci_ep->toggle = toggle;
[5f57929]251 usb_log_debug2(
[a1732929]252 "Batch %p %s %s " USB_TRANSFER_BATCH_FMT " initialized.", \
[58ac3ec]253 uhci_batch,
[5fd9c30]254 usb_str_transfer_type(uhci_batch->base.ep->transfer_type),
255 usb_str_direction(uhci_batch->base.ep->direction),
[58ac3ec]256 USB_TRANSFER_BATCH_ARGS(uhci_batch->base));
[4192d3d6]257}
[76fbd9a]258
[910ca3f]259/** Prepare generic control transfer
[a7e2f0d]260 *
[5f57929]261 * @param[in] uhci_batch Batch structure to use.
[25d224c6]262 * @param[in] dir Communication direction.
[17ceb72]263 *
264 * Setup stage with toggle 0 and USB_PID_SETUP.
[25d224c6]265 * Data stage with alternating toggle and pid determined by the communication
266 * direction.
267 * Status stage with toggle 1 and pid determined by the communication direction.
[20a1e76]268 * The last transfer is marked with IOC.
[a7e2f0d]269 */
[5fd9c30]270static void batch_control(uhci_transfer_batch_t *uhci_batch)
[bdc8ab1]271{
[b991d37]272 assert(uhci_batch);
[5fd9c30]273
274 usb_direction_t dir = uhci_batch->base.dir;
[25d224c6]275 assert(dir == USB_DIRECTION_OUT || dir == USB_DIRECTION_IN);
[b991d37]276 assert(uhci_batch->td_count >= 2);
[25d224c6]277 static const usb_packet_id status_stage_pids[] = {
278 [USB_DIRECTION_IN] = USB_PID_OUT,
279 [USB_DIRECTION_OUT] = USB_PID_IN,
280 };
[b991d37]281
[25d224c6]282 const usb_packet_id data_stage_pid = direction_pids[dir];
283 const usb_packet_id status_stage_pid = status_stage_pids[dir];
[b991d37]284 const bool low_speed =
[888238e9]285 uhci_batch->base.ep->device->speed == USB_SPEED_LOW;
[5fd9c30]286 const size_t mps = uhci_batch->base.ep->max_packet_size;
[a5b3de6]287 const usb_target_t target = uhci_batch->base.target;
[d017cea]288
[bdc8ab1]289 /* setup stage */
[81dce9f]290 td_init(
[b991d37]291 &uhci_batch->tds[0], DEFAULT_ERROR_COUNT,
[5fd9c30]292 USB_SETUP_PACKET_SIZE, 0, false,
[b991d37]293 low_speed, target, USB_PID_SETUP,
294 uhci_transfer_batch_setup_buffer(uhci_batch), &uhci_batch->tds[1]);
[bdc8ab1]295
296 /* data stage */
[508a0ca]297 size_t td = 1;
[910ca3f]298 unsigned toggle = 1;
[1d758fc]299 size_t remain_size = uhci_batch->base.size;
[b991d37]300 char *buffer = uhci_transfer_batch_data_buffer(uhci_batch);
301
[bdc8ab1]302 while (remain_size > 0) {
[3f162ab]303 const size_t packet_size = min(remain_size, mps);
[bdc8ab1]304
[bcaefe3]305 td_init(
[b991d37]306 &uhci_batch->tds[td], DEFAULT_ERROR_COUNT, packet_size,
307 toggle, false, low_speed, target, data_stage_pid,
308 buffer, &uhci_batch->tds[td + 1]);
[bdc8ab1]309
[508a0ca]310 ++td;
[910ca3f]311 toggle = 1 - toggle;
312 buffer += packet_size;
[bdc8ab1]313 remain_size -= packet_size;
[b991d37]314 assert(td < uhci_batch->td_count);
[bdc8ab1]315 }
316
317 /* status stage */
[b991d37]318 assert(td == uhci_batch->td_count - 1);
[4192d3d6]319
[81dce9f]320 td_init(
[b991d37]321 &uhci_batch->tds[td], DEFAULT_ERROR_COUNT, 0, 1, false, low_speed,
322 target, status_stage_pid, NULL, NULL);
323 td_set_ioc(&uhci_batch->tds[td]);
[7dd3318]324
[a1732929]325 usb_log_debug2("Control last TD status: %x.",
[b991d37]326 uhci_batch->tds[td].status);
[4192d3d6]327}
[76fbd9a]328
[5fd9c30]329static void (*const batch_setup[])(uhci_transfer_batch_t*) =
[b991d37]330{
[790318e]331 [USB_TRANSFER_CONTROL] = batch_control,
332 [USB_TRANSFER_BULK] = batch_data,
333 [USB_TRANSFER_INTERRUPT] = batch_data,
334 [USB_TRANSFER_ISOCHRONOUS] = NULL,
[b991d37]335};
[4192d3d6]336/**
337 * @}
338 */
Note: See TracBrowser for help on using the repository browser.