| 1 | /*
|
|---|
| 2 | * Copyright (c) 2011 Jan Vesely
|
|---|
| 3 | * All rights reserved.
|
|---|
| 4 | *
|
|---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
|---|
| 6 | * modification, are permitted provided that the following conditions
|
|---|
| 7 | * are met:
|
|---|
| 8 | *
|
|---|
| 9 | * - Redistributions of source code must retain the above copyright
|
|---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
|---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
|---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
|---|
| 13 | * documentation and/or other materials provided with the distribution.
|
|---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
|---|
| 15 | * derived from this software without specific prior written permission.
|
|---|
| 16 | *
|
|---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | /** @addtogroup drvusbohci
|
|---|
| 30 | * @{
|
|---|
| 31 | */
|
|---|
| 32 | /** @file
|
|---|
| 33 | * @brief OHCI host controller register structure
|
|---|
| 34 | */
|
|---|
| 35 |
|
|---|
| 36 | #ifndef DRV_OHCI_OHCI_REGS_H
|
|---|
| 37 | #define DRV_OHCI_OHCI_REGS_H
|
|---|
| 38 |
|
|---|
| 39 | #include <ddi.h>
|
|---|
| 40 | #include <byteorder.h>
|
|---|
| 41 |
|
|---|
| 42 | #define OHCI_WR(reg, val) pio_write_32(&(reg), host2uint32_t_le(val))
|
|---|
| 43 | #define OHCI_RD(reg) uint32_t_le2host(pio_read_32(&(reg)))
|
|---|
| 44 | #define OHCI_SET(reg, val) pio_set_32(&(reg), host2uint32_t_le(val), 1)
|
|---|
| 45 | #define OHCI_CLR(reg, val) pio_clear_32(&(reg), host2uint32_t_le(val), 1)
|
|---|
| 46 |
|
|---|
| 47 | #define LEGACY_REGS_OFFSET 0x100
|
|---|
| 48 |
|
|---|
| 49 | /** OHCI memory mapped registers structure */
|
|---|
| 50 | typedef struct ohci_regs {
|
|---|
| 51 | const ioport32_t revision;
|
|---|
| 52 | #define R_REVISION_MASK (0x3f)
|
|---|
| 53 | #define R_LEGACY_FLAG (0x80)
|
|---|
| 54 |
|
|---|
| 55 | ioport32_t control;
|
|---|
| 56 | /* Control-bulk service ratio */
|
|---|
| 57 | #define C_CBSR_1_1 (0x0)
|
|---|
| 58 | #define C_CBSR_1_2 (0x1)
|
|---|
| 59 | #define C_CBSR_1_3 (0x2)
|
|---|
| 60 | #define C_CBSR_1_4 (0x3)
|
|---|
| 61 | #define C_CBSR_MASK (0x3)
|
|---|
| 62 | #define C_CBSR_SHIFT 0
|
|---|
| 63 |
|
|---|
| 64 | #define C_PLE (1 << 2) /* Periodic list enable */
|
|---|
| 65 | #define C_IE (1 << 3) /* Isochronous enable */
|
|---|
| 66 | #define C_CLE (1 << 4) /* Control list enable */
|
|---|
| 67 | #define C_BLE (1 << 5) /* Bulk list enable */
|
|---|
| 68 |
|
|---|
| 69 | /* Host controller functional state */
|
|---|
| 70 | #define C_HCFS_RESET (0x0)
|
|---|
| 71 | #define C_HCFS_RESUME (0x1)
|
|---|
| 72 | #define C_HCFS_OPERATIONAL (0x2)
|
|---|
| 73 | #define C_HCFS_SUSPEND (0x3)
|
|---|
| 74 | #define C_HCFS_GET(reg) ((OHCI_RD(reg) >> 6) & 0x3)
|
|---|
| 75 | #define C_HCFS_SET(reg, value) \
|
|---|
| 76 | do { \
|
|---|
| 77 | uint32_t r = OHCI_RD(reg); \
|
|---|
| 78 | r &= ~(0x3 << 6); \
|
|---|
| 79 | r |= (value & 0x3) << 6; \
|
|---|
| 80 | OHCI_WR(reg, r); \
|
|---|
| 81 | } while (0)
|
|---|
| 82 |
|
|---|
| 83 | #define C_IR (1 << 8) /* Interrupt routing, make sure it's 0 */
|
|---|
| 84 | #define C_RWC (1 << 9) /* Remote wakeup connected, host specific */
|
|---|
| 85 | #define C_RWE (1 << 10) /* Remote wakeup enable */
|
|---|
| 86 |
|
|---|
| 87 | ioport32_t command_status;
|
|---|
| 88 | #define CS_HCR (1 << 0) /* Host controller reset */
|
|---|
| 89 | #define CS_CLF (1 << 1) /* Control list filled */
|
|---|
| 90 | #define CS_BLF (1 << 2) /* Bulk list filled */
|
|---|
| 91 | #define CS_OCR (1 << 3) /* Ownership change request */
|
|---|
| 92 | #if 0
|
|---|
| 93 | #define CS_SOC_MASK (0x3) /* Scheduling overrun count */
|
|---|
| 94 | #define CS_SOC_SHIFT (16)
|
|---|
| 95 | #endif
|
|---|
| 96 |
|
|---|
| 97 | /** Interupt enable/disable/status,
|
|---|
| 98 | * reads give the same value,
|
|---|
| 99 | * writing causes enable/disable,
|
|---|
| 100 | * status is write-clean (writing 1 clears the bit*/
|
|---|
| 101 | ioport32_t interrupt_status;
|
|---|
| 102 | ioport32_t interrupt_enable;
|
|---|
| 103 | ioport32_t interrupt_disable;
|
|---|
| 104 | #define I_SO (1 << 0) /* Scheduling overrun */
|
|---|
| 105 | #define I_WDH (1 << 1) /* Done head write-back */
|
|---|
| 106 | #define I_SF (1 << 2) /* Start of frame */
|
|---|
| 107 | #define I_RD (1 << 3) /* Resume detect */
|
|---|
| 108 | #define I_UE (1 << 4) /* Unrecoverable error */
|
|---|
| 109 | #define I_FNO (1 << 5) /* Frame number overflow */
|
|---|
| 110 | #define I_RHSC (1 << 6) /* Root hub status change */
|
|---|
| 111 | #define I_OC (1 << 30) /* Ownership change */
|
|---|
| 112 | #define I_MI (1 << 31) /* Master interrupt (any/all) */
|
|---|
| 113 |
|
|---|
| 114 | /** HCCA pointer (see hw_struct hcca.h) */
|
|---|
| 115 | ioport32_t hcca;
|
|---|
| 116 | #define HCCA_PTR_MASK 0xffffff00 /* HCCA is 256B aligned */
|
|---|
| 117 |
|
|---|
| 118 | /** Currently executed periodic endpoint */
|
|---|
| 119 | const ioport32_t periodic_current;
|
|---|
| 120 |
|
|---|
| 121 | /** The first control endpoint */
|
|---|
| 122 | ioport32_t control_head;
|
|---|
| 123 |
|
|---|
| 124 | /** Currently executed control endpoint */
|
|---|
| 125 | ioport32_t control_current;
|
|---|
| 126 |
|
|---|
| 127 | /** The first bulk endpoint */
|
|---|
| 128 | ioport32_t bulk_head;
|
|---|
| 129 |
|
|---|
| 130 | /** Currently executed bulk endpoint */
|
|---|
| 131 | ioport32_t bulk_current;
|
|---|
| 132 |
|
|---|
| 133 | /** Done TD list, this value is periodically written to HCCA */
|
|---|
| 134 | const ioport32_t done_head;
|
|---|
| 135 |
|
|---|
| 136 | /** Frame time and max packet size for all transfers */
|
|---|
| 137 | ioport32_t fm_interval;
|
|---|
| 138 | #define FMI_FI_MASK (0x3fff) /* Frame interval in bit times (should be 11999)*/
|
|---|
| 139 | #define FMI_FI_SHIFT (0)
|
|---|
| 140 | #define FMI_FSMPS_MASK (0x7fff) /* Full speed max packet size */
|
|---|
| 141 | #define FMI_FSMPS_SHIFT (16)
|
|---|
| 142 | #define FMI_TOGGLE_FLAG (1 << 31)
|
|---|
| 143 |
|
|---|
| 144 | /** Bit times remaining in current frame */
|
|---|
| 145 | const ioport32_t fm_remaining;
|
|---|
| 146 | #define FMR_FR_MASK FMI_FI_MASK
|
|---|
| 147 | #define FMR_FR_SHIFT FMI_FI_SHIFT
|
|---|
| 148 | #define FMR_TOGGLE_FLAG FMI_TOGGLE_FLAG
|
|---|
| 149 |
|
|---|
| 150 | /** Frame number */
|
|---|
| 151 | const ioport32_t fm_number;
|
|---|
| 152 | #define FMN_NUMBER_MASK (0xffff)
|
|---|
| 153 |
|
|---|
| 154 | /** Remaining bit time in frame to start periodic transfers */
|
|---|
| 155 | ioport32_t periodic_start;
|
|---|
| 156 | #define PS_MASK 0x3fff
|
|---|
| 157 | #define PS_SHIFT 0
|
|---|
| 158 |
|
|---|
| 159 | /** Threshold for starting LS transaction */
|
|---|
| 160 | ioport32_t ls_threshold;
|
|---|
| 161 | #define LST_LST_MASK (0x7fff)
|
|---|
| 162 |
|
|---|
| 163 | /** The first root hub control register */
|
|---|
| 164 | ioport32_t rh_desc_a;
|
|---|
| 165 | /** Number of downstream ports, max 15 */
|
|---|
| 166 | #define RHDA_NDS_MASK (0xff)
|
|---|
| 167 | /** Power switching mode: 0-global, 1-per port*/
|
|---|
| 168 | #define RHDA_PSM_FLAG (1 << 8)
|
|---|
| 169 | /** No power switch: 1-power on, 0-use PSM*/
|
|---|
| 170 | #define RHDA_NPS_FLAG (1 << 9)
|
|---|
| 171 | /** 1-Compound device, must be 0 */
|
|---|
| 172 | #define RHDA_DT_FLAG (1 << 10)
|
|---|
| 173 | /** Over-current mode: 0-global, 1-per port */
|
|---|
| 174 | #define RHDA_OCPM_FLAG (1 << 11)
|
|---|
| 175 | /** OC control: 0-use OCPM, 1-OC off */
|
|---|
| 176 | #define RHDA_NOCP_FLAG (1 << 12)
|
|---|
| 177 | /** Power on to power good time */
|
|---|
| 178 | #define RHDA_POTPGT_SHIFT 24
|
|---|
| 179 |
|
|---|
| 180 | /** The other root hub control register */
|
|---|
| 181 | ioport32_t rh_desc_b;
|
|---|
| 182 | /** Device removable mask */
|
|---|
| 183 | #define RHDB_DR_SHIFT 0
|
|---|
| 184 | #define RHDB_DR_MASK 0xffffU
|
|---|
| 185 | /** Power control mask */
|
|---|
| 186 | #define RHDB_PCC_MASK 0xffffU
|
|---|
| 187 | #define RHDB_PCC_SHIFT 16
|
|---|
| 188 |
|
|---|
| 189 | /** Root hub status register */
|
|---|
| 190 | ioport32_t rh_status;
|
|---|
| 191 | /* read: 0,
|
|---|
| 192 | * write: 0-no effect,
|
|---|
| 193 | * 1-turn off port power for ports
|
|---|
| 194 | * specified in PPCM(RHDB), or all ports,
|
|---|
| 195 | * if power is set globally */
|
|---|
| 196 | #define RHS_LPS_FLAG (1 << 0)
|
|---|
| 197 | #define RHS_CLEAR_GLOBAL_POWER RHS_LPS_FLAG /* synonym for the above */
|
|---|
| 198 | /** Over-current indicator, if per-port: 0 */
|
|---|
| 199 | #define RHS_OCI_FLAG (1 << 1)
|
|---|
| 200 |
|
|---|
| 201 | /* read: 0-connect status change does not wake HC
|
|---|
| 202 | * 1-connect status change wakes HC
|
|---|
| 203 | * write: 1-set DRWE, 0-no effect */
|
|---|
| 204 | #define RHS_DRWE_FLAG (1 << 15)
|
|---|
| 205 | #define RHS_SET_DRWE RHS_DRWE_FLAG
|
|---|
| 206 | /* read: 0,
|
|---|
| 207 | * write: 0-no effect
|
|---|
| 208 | * 1-turn on port power for ports
|
|---|
| 209 | * specified in PPCM(RHDB), or all ports,
|
|---|
| 210 | * if power is set globally */
|
|---|
| 211 | #define RHS_LPSC_FLAG (1 << 16)
|
|---|
| 212 | #define RHS_SET_GLOBAL_POWER RHS_LPSC_FLAG /* synonym for the above */
|
|---|
| 213 | /** Over-current change indicator*/
|
|---|
| 214 | #define RHS_OCIC_FLAG (1 << 17)
|
|---|
| 215 | #define RHS_CLEAR_DRWE (1 << 31)
|
|---|
| 216 |
|
|---|
| 217 | /** Root hub per port status */
|
|---|
| 218 | ioport32_t rh_port_status[];
|
|---|
| 219 | #define RHPS_CCS_FLAG (1 << 0) /* r: current connect status,
|
|---|
| 220 | * w: 1-clear port enable, 0-N/S*/
|
|---|
| 221 | #define RHPS_CLEAR_PORT_ENABLE RHPS_CCS_FLAG
|
|---|
| 222 | #define RHPS_PES_FLAG (1 << 1) /* r: port enable status
|
|---|
| 223 | * w: 1-set port enable, 0-N/S */
|
|---|
| 224 | #define RHPS_SET_PORT_ENABLE RHPS_PES_FLAG
|
|---|
| 225 | #define RHPS_PSS_FLAG (1 << 2) /* r: port suspend status
|
|---|
| 226 | * w: 1-set port suspend, 0-N/S */
|
|---|
| 227 | #define RHPS_SET_PORT_SUSPEND RHPS_PSS_FLAG
|
|---|
| 228 | #define RHPS_POCI_FLAG (1 << 3) /* r: port over-current
|
|---|
| 229 | * (if reports are per-port
|
|---|
| 230 | * w: 1-clear port suspend
|
|---|
| 231 | * (start resume if suspened)
|
|---|
| 232 | * 0-nothing */
|
|---|
| 233 | #define RHPS_CLEAR_PORT_SUSPEND RHPS_POCI_FLAG
|
|---|
| 234 | #define RHPS_PRS_FLAG (1 << 4) /* r: port reset status
|
|---|
| 235 | * w: 1-set port reset, 0-N/S */
|
|---|
| 236 | #define RHPS_SET_PORT_RESET RHPS_PRS_FLAG
|
|---|
| 237 | #define RHPS_PPS_FLAG (1 << 8) /* r: port power status
|
|---|
| 238 | * w: 1-set port power, 0-N/S */
|
|---|
| 239 | #define RHPS_SET_PORT_POWER RHPS_PPS_FLAG
|
|---|
| 240 | #define RHPS_LSDA_FLAG (1 << 9) /* r: low speed device attached
|
|---|
| 241 | * w: 1-clear port power, 0-N/S*/
|
|---|
| 242 | #define RHPS_CLEAR_PORT_POWER RHPS_LSDA_FLAG
|
|---|
| 243 | #define RHPS_CSC_FLAG (1 << 16) /* connect status change WC */
|
|---|
| 244 | #define RHPS_PESC_FLAG (1 << 17) /* port enable status change WC */
|
|---|
| 245 | #define RHPS_PSSC_FLAG (1 << 18) /* port suspend status change WC */
|
|---|
| 246 | #define RHPS_OCIC_FLAG (1 << 19) /* port over-current change WC */
|
|---|
| 247 | #define RHPS_PRSC_FLAG (1 << 20) /* port reset status change WC */
|
|---|
| 248 | #define RHPS_CHANGE_WC_MASK (0x1f0000)
|
|---|
| 249 | } ohci_regs_t;
|
|---|
| 250 |
|
|---|
| 251 | #endif
|
|---|
| 252 |
|
|---|
| 253 | /**
|
|---|
| 254 | * @}
|
|---|
| 255 | */
|
|---|
