[41b96b4] | 1 | /*
|
---|
| 2 | * Copyright (c) 2011 Jan Vesely
|
---|
| 3 | * All rights reserved.
|
---|
| 4 | *
|
---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
---|
| 6 | * modification, are permitted provided that the following conditions
|
---|
| 7 | * are met:
|
---|
| 8 | *
|
---|
| 9 | * - Redistributions of source code must retain the above copyright
|
---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | * documentation and/or other materials provided with the distribution.
|
---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
---|
| 15 | * derived from this software without specific prior written permission.
|
---|
| 16 | *
|
---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | */
|
---|
[bab71635] | 28 | /** @addtogroup drvusbohci
|
---|
[41b96b4] | 29 | * @{
|
---|
| 30 | */
|
---|
| 31 | /** @file
|
---|
| 32 | * @brief OHCI host controller driver structure
|
---|
| 33 | */
|
---|
[bab71635] | 34 | #ifndef DRV_OHCI_HC_H
|
---|
| 35 | #define DRV_OHCI_HC_H
|
---|
[41b96b4] | 36 |
|
---|
| 37 | #include <adt/list.h>
|
---|
| 38 | #include <ddi.h>
|
---|
[0d4b110] | 39 | #include <ddf/driver.h>
|
---|
| 40 | #include <device/hw_res_parsed.h>
|
---|
| 41 | #include <fibril.h>
|
---|
| 42 | #include <fibril_synch.h>
|
---|
| 43 | #include <stdbool.h>
|
---|
| 44 | #include <sys/types.h>
|
---|
[41b96b4] | 45 |
|
---|
[e2976bb] | 46 | #include <usb/host/hcd.h>
|
---|
[0d4b110] | 47 | #include <usb/host/endpoint.h>
|
---|
| 48 | #include <usb/host/usb_transfer_batch.h>
|
---|
[41b96b4] | 49 |
|
---|
[42dbb26] | 50 | #include "ohci_regs.h"
|
---|
[171e668] | 51 | #include "ohci_rh.h"
|
---|
[5a2c42b] | 52 | #include "endpoint_list.h"
|
---|
[fc9f88d] | 53 | #include "hw_struct/hcca.h"
|
---|
[41b96b4] | 54 |
|
---|
[1f6eb7d] | 55 | /** Main OHCI driver structure */
|
---|
[bab71635] | 56 | typedef struct hc {
|
---|
[02cacce] | 57 | /** Memory mapped I/O registers area */
|
---|
[42dbb26] | 58 | ohci_regs_t *registers;
|
---|
[02cacce] | 59 | /** Host controller communication area structure */
|
---|
[7013b14] | 60 | hcca_t *hcca;
|
---|
| 61 |
|
---|
[02cacce] | 62 | /** Transfer schedules */
|
---|
[5a2c42b] | 63 | endpoint_list_t lists[4];
|
---|
[02cacce] | 64 | /** List of active transfers */
|
---|
[b72efe8] | 65 | list_t pending_batches;
|
---|
[6b6e3ed3] | 66 |
|
---|
[02cacce] | 67 | /** Fibril for periodic checks if interrupts can't be used */
|
---|
[7d6a676] | 68 | fid_t interrupt_emulator;
|
---|
[02cacce] | 69 |
|
---|
| 70 | /** Guards schedule and endpoint manipulation */
|
---|
[aa9ccf7] | 71 | fibril_mutex_t guard;
|
---|
[561112f] | 72 |
|
---|
[a5361fb] | 73 | /** interrupts available */
|
---|
| 74 | bool hw_interrupts;
|
---|
| 75 |
|
---|
[02cacce] | 76 | /** USB hub emulation structure */
|
---|
[171e668] | 77 | ohci_rh_t rh;
|
---|
[bab71635] | 78 | } hc_t;
|
---|
[41b96b4] | 79 |
|
---|
[7813516] | 80 | int hc_init(hc_t *instance, const hw_res_list_parsed_t *hw_res, bool interrupts);
|
---|
| 81 | void hc_fini(hc_t *instance);
|
---|
[41b96b4] | 82 |
|
---|
[57e06ef] | 83 | void hc_enqueue_endpoint(hc_t *instance, const endpoint_t *ep);
|
---|
| 84 | void hc_dequeue_endpoint(hc_t *instance, const endpoint_t *ep);
|
---|
[620c710] | 85 |
|
---|
[fccf289] | 86 | int ohci_hc_gen_irq_code(irq_code_t *code, const hw_res_list_parsed_t *hw_res);
|
---|
| 87 |
|
---|
| 88 | void ohci_hc_interrupt(hcd_t *hcd, uint32_t status);
|
---|
| 89 | int ohci_hc_status(hcd_t *hcd, uint32_t *status);
|
---|
| 90 | int ohci_hc_schedule(hcd_t *hcd, usb_transfer_batch_t *batch);
|
---|
[41b96b4] | 91 | #endif
|
---|
| 92 | /**
|
---|
| 93 | * @}
|
---|
| 94 | */
|
---|