| 1 | /*
|
|---|
| 2 | * Copyright (c) 2009 Jiri Svoboda
|
|---|
| 3 | * All rights reserved.
|
|---|
| 4 | *
|
|---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
|---|
| 6 | * modification, are permitted provided that the following conditions
|
|---|
| 7 | * are met:
|
|---|
| 8 | *
|
|---|
| 9 | * - Redistributions of source code must retain the above copyright
|
|---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
|---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
|---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
|---|
| 13 | * documentation and/or other materials provided with the distribution.
|
|---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
|---|
| 15 | * derived from this software without specific prior written permission.
|
|---|
| 16 | *
|
|---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | /** @addtogroup bd
|
|---|
| 30 | * @{
|
|---|
| 31 | */
|
|---|
| 32 | /** @file ATA hardware protocol (registers, data structures).
|
|---|
| 33 | */
|
|---|
| 34 |
|
|---|
| 35 | #ifndef __ATA_HW_H__
|
|---|
| 36 | #define __ATA_HW_H__
|
|---|
| 37 |
|
|---|
| 38 | #include <stdint.h>
|
|---|
| 39 |
|
|---|
| 40 | enum {
|
|---|
| 41 | CTL_READ_START = 0,
|
|---|
| 42 | CTL_WRITE_START = 1,
|
|---|
| 43 | };
|
|---|
| 44 |
|
|---|
| 45 | enum {
|
|---|
| 46 | STATUS_FAILURE = 0
|
|---|
| 47 | };
|
|---|
| 48 |
|
|---|
| 49 | enum {
|
|---|
| 50 | MAX_DISKS = 2
|
|---|
| 51 | };
|
|---|
| 52 |
|
|---|
| 53 | /** ATA Command Register Block. */
|
|---|
| 54 | typedef union {
|
|---|
| 55 | /* Read/Write */
|
|---|
| 56 | struct {
|
|---|
| 57 | uint16_t data_port;
|
|---|
| 58 | uint8_t sector_count;
|
|---|
| 59 | uint8_t sector_number;
|
|---|
| 60 | uint8_t cylinder_low;
|
|---|
| 61 | uint8_t cylinder_high;
|
|---|
| 62 | uint8_t drive_head;
|
|---|
| 63 | uint8_t pad_rw0;
|
|---|
| 64 | };
|
|---|
| 65 |
|
|---|
| 66 | /* Read Only */
|
|---|
| 67 | struct {
|
|---|
| 68 | uint8_t pad_ro0;
|
|---|
| 69 | uint8_t error;
|
|---|
| 70 | uint8_t pad_ro1[5];
|
|---|
| 71 | uint8_t status;
|
|---|
| 72 | };
|
|---|
| 73 |
|
|---|
| 74 | /* Write Only */
|
|---|
| 75 | struct {
|
|---|
| 76 | uint8_t pad_wo0;
|
|---|
| 77 | uint8_t features;
|
|---|
| 78 | uint8_t pad_wo1[5];
|
|---|
| 79 | uint8_t command;
|
|---|
| 80 | };
|
|---|
| 81 | } ata_cmd_t;
|
|---|
| 82 |
|
|---|
| 83 | typedef union {
|
|---|
| 84 | /* Read */
|
|---|
| 85 | struct {
|
|---|
| 86 | uint8_t pad0[6];
|
|---|
| 87 | uint8_t alt_status;
|
|---|
| 88 | uint8_t drive_address;
|
|---|
| 89 | };
|
|---|
| 90 |
|
|---|
| 91 | /* Write */
|
|---|
| 92 | struct {
|
|---|
| 93 | uint8_t pad1[6];
|
|---|
| 94 | uint8_t device_control;
|
|---|
| 95 | uint8_t pad2;
|
|---|
| 96 | };
|
|---|
| 97 | } ata_ctl_t;
|
|---|
| 98 |
|
|---|
| 99 | enum devctl_bits {
|
|---|
| 100 | DCR_SRST = 0x04, /**< Software Reset */
|
|---|
| 101 | DCR_nIEN = 0x02 /**< Interrupt Enable (negated) */
|
|---|
| 102 | };
|
|---|
| 103 |
|
|---|
| 104 | enum status_bits {
|
|---|
| 105 | SR_BSY = 0x80, /**< Busy */
|
|---|
| 106 | SR_DRDY = 0x40, /**< Drive Ready */
|
|---|
| 107 | SR_DWF = 0x20, /**< Drive Write Fault */
|
|---|
| 108 | SR_DSC = 0x10, /**< Drive Seek Complete */
|
|---|
| 109 | SR_DRQ = 0x08, /**< Data Request */
|
|---|
| 110 | SR_CORR = 0x04, /**< Corrected Data */
|
|---|
| 111 | SR_IDX = 0x02, /**< Index */
|
|---|
| 112 | SR_ERR = 0x01 /**< Error */
|
|---|
| 113 | };
|
|---|
| 114 |
|
|---|
| 115 | enum drive_head_bits {
|
|---|
| 116 | DHR_LBA = 0x40, /**< Use LBA addressing mode */
|
|---|
| 117 | DHR_DRV = 0x10 /**< Select device 1 */
|
|---|
| 118 | };
|
|---|
| 119 |
|
|---|
| 120 | enum error_bits {
|
|---|
| 121 | ER_BBK = 0x80, /**< Bad Block Detected */
|
|---|
| 122 | ER_UNC = 0x40, /**< Uncorrectable Data Error */
|
|---|
| 123 | ER_MC = 0x20, /**< Media Changed */
|
|---|
| 124 | ER_IDNF = 0x10, /**< ID Not Found */
|
|---|
| 125 | ER_MCR = 0x08, /**< Media Change Request */
|
|---|
| 126 | ER_ABRT = 0x04, /**< Aborted Command */
|
|---|
| 127 | ER_TK0NF = 0x02, /**< Track 0 Not Found */
|
|---|
| 128 | ER_AMNF = 0x01 /**< Address Mark Not Found */
|
|---|
| 129 | };
|
|---|
| 130 |
|
|---|
| 131 | enum ata_command {
|
|---|
| 132 | CMD_READ_SECTORS = 0x20,
|
|---|
| 133 | CMD_READ_SECTORS_EXT = 0x24,
|
|---|
| 134 | CMD_WRITE_SECTORS = 0x30,
|
|---|
| 135 | CMD_WRITE_SECTORS_EXT = 0x34,
|
|---|
| 136 | CMD_PACKET = 0xA0,
|
|---|
| 137 | CMD_IDENTIFY_PKT_DEV = 0xA1,
|
|---|
| 138 | CMD_IDENTIFY_DRIVE = 0xEC,
|
|---|
| 139 | CMD_FLUSH_CACHE = 0xE7
|
|---|
| 140 | };
|
|---|
| 141 |
|
|---|
| 142 | /** Data returned from identify device and identify packet device command. */
|
|---|
| 143 | typedef struct {
|
|---|
| 144 | uint16_t gen_conf;
|
|---|
| 145 | uint16_t cylinders;
|
|---|
| 146 | uint16_t _res2;
|
|---|
| 147 | uint16_t heads;
|
|---|
| 148 | uint16_t _vs4;
|
|---|
| 149 | uint16_t _vs5;
|
|---|
| 150 | uint16_t sectors;
|
|---|
| 151 | uint16_t _vs7;
|
|---|
| 152 | uint16_t _vs8;
|
|---|
| 153 | uint16_t _vs9;
|
|---|
| 154 |
|
|---|
| 155 | uint16_t serial_number[10];
|
|---|
| 156 | uint16_t _vs20;
|
|---|
| 157 | uint16_t _vs21;
|
|---|
| 158 | uint16_t vs_bytes;
|
|---|
| 159 | uint16_t firmware_rev[4];
|
|---|
| 160 | uint16_t model_name[20];
|
|---|
| 161 |
|
|---|
| 162 | uint16_t max_rw_multiple;
|
|---|
| 163 | uint16_t _res48;
|
|---|
| 164 | uint16_t caps; /* Different meaning for packet device */
|
|---|
| 165 | uint16_t _res50;
|
|---|
| 166 | uint16_t pio_timing;
|
|---|
| 167 | uint16_t dma_timing;
|
|---|
| 168 |
|
|---|
| 169 | uint16_t validity;
|
|---|
| 170 | uint16_t cur_cyl;
|
|---|
| 171 | uint16_t cur_heads;
|
|---|
| 172 | uint16_t cur_sectors;
|
|---|
| 173 | uint16_t cur_capacity0;
|
|---|
| 174 | uint16_t cur_capacity1;
|
|---|
| 175 | uint16_t mss;
|
|---|
| 176 | uint16_t total_lba28_0;
|
|---|
| 177 | uint16_t total_lba28_1;
|
|---|
| 178 | uint16_t sw_dma;
|
|---|
| 179 | uint16_t mw_dma;
|
|---|
| 180 | uint16_t pio_modes;
|
|---|
| 181 | uint16_t min_mw_dma_cycle;
|
|---|
| 182 | uint16_t rec_mw_dma_cycle;
|
|---|
| 183 | uint16_t min_raw_pio_cycle;
|
|---|
| 184 | uint16_t min_iordy_pio_cycle;
|
|---|
| 185 |
|
|---|
| 186 | uint16_t _res69;
|
|---|
| 187 | uint16_t _res70;
|
|---|
| 188 | uint16_t _res71;
|
|---|
| 189 | uint16_t _res72;
|
|---|
| 190 | uint16_t _res73;
|
|---|
| 191 | uint16_t _res74;
|
|---|
| 192 |
|
|---|
| 193 | uint16_t queue_depth;
|
|---|
| 194 | uint16_t _res76[1 + 79 - 76];
|
|---|
| 195 | uint16_t version_maj;
|
|---|
| 196 | uint16_t version_min;
|
|---|
| 197 | uint16_t cmd_set0;
|
|---|
| 198 | uint16_t cmd_set1;
|
|---|
| 199 | uint16_t csf_sup_ext;
|
|---|
| 200 | uint16_t csf_enabled0;
|
|---|
| 201 | uint16_t csf_enabled1;
|
|---|
| 202 | uint16_t csf_default;
|
|---|
| 203 | uint16_t udma;
|
|---|
| 204 |
|
|---|
| 205 | uint16_t _res89[1 + 99 - 89];
|
|---|
| 206 |
|
|---|
| 207 | /* Total number of blocks in LBA-48 addressing */
|
|---|
| 208 | uint16_t total_lba48_0;
|
|---|
| 209 | uint16_t total_lba48_1;
|
|---|
| 210 | uint16_t total_lba48_2;
|
|---|
| 211 | uint16_t total_lba48_3;
|
|---|
| 212 |
|
|---|
| 213 | /* Note: more fields are defined in ATA/ATAPI-7 */
|
|---|
| 214 | uint16_t _res104[1 + 127 - 104];
|
|---|
| 215 | uint16_t _vs128[1 + 159 - 128];
|
|---|
| 216 | uint16_t _res160[1 + 255 - 160];
|
|---|
| 217 | } identify_data_t;
|
|---|
| 218 |
|
|---|
| 219 | /** Capability bits for register device. */
|
|---|
| 220 | enum ata_regdev_caps {
|
|---|
| 221 | rd_cap_iordy = 0x0800,
|
|---|
| 222 | rd_cap_iordy_cbd = 0x0400,
|
|---|
| 223 | rd_cap_lba = 0x0200,
|
|---|
| 224 | rd_cap_dma = 0x0100
|
|---|
| 225 | };
|
|---|
| 226 |
|
|---|
| 227 | /** Capability bits for packet device. */
|
|---|
| 228 | enum ata_pktdev_caps {
|
|---|
| 229 | pd_cap_ildma = 0x8000,
|
|---|
| 230 | pd_cap_cmdqueue = 0x4000,
|
|---|
| 231 | pd_cap_overlap = 0x2000,
|
|---|
| 232 | pd_cap_need_softreset = 0x1000, /* Obsolete (ATAPI-6) */
|
|---|
| 233 | pd_cap_iordy = 0x0800,
|
|---|
| 234 | pd_cap_iordy_dis = 0x0400,
|
|---|
| 235 | pd_cap_lba = 0x0200, /* Must be on */
|
|---|
| 236 | pd_cap_dma = 0x0100
|
|---|
| 237 | };
|
|---|
| 238 |
|
|---|
| 239 | /** Bits of @c identify_data_t.cmd_set1 */
|
|---|
| 240 | enum ata_cs1 {
|
|---|
| 241 | cs1_addr48 = 0x0400 /**< 48-bit address feature set */
|
|---|
| 242 | };
|
|---|
| 243 |
|
|---|
| 244 | /** Extract value of device type from scsi_std_inquiry_data_t.pqual_devtype */
|
|---|
| 245 | #define INQUIRY_PDEV_TYPE(val) ((val) & 0x1f)
|
|---|
| 246 |
|
|---|
| 247 | enum ata_pdev_signature {
|
|---|
| 248 | /**
|
|---|
| 249 | * Signature put by a packet device in byte count register
|
|---|
| 250 | * in response to Identify command.
|
|---|
| 251 | */
|
|---|
| 252 | PDEV_SIGNATURE_BC = 0xEB14
|
|---|
| 253 | };
|
|---|
| 254 |
|
|---|
| 255 | #endif
|
|---|
| 256 |
|
|---|
| 257 | /** @}
|
|---|
| 258 | */
|
|---|
