[f761f1eb] | 1 | /*
|
---|
[df4ed85] | 2 | * Copyright (c) 2001-2004 Jakub Jermar
|
---|
[f761f1eb] | 3 | * All rights reserved.
|
---|
| 4 | *
|
---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
---|
| 6 | * modification, are permitted provided that the following conditions
|
---|
| 7 | * are met:
|
---|
| 8 | *
|
---|
| 9 | * - Redistributions of source code must retain the above copyright
|
---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | * documentation and/or other materials provided with the distribution.
|
---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
---|
| 15 | * derived from this software without specific prior written permission.
|
---|
| 16 | *
|
---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | */
|
---|
| 28 |
|
---|
[cc73a8a1] | 29 | /** @addtogroup genericmm
|
---|
[b45c443] | 30 | * @{
|
---|
| 31 | */
|
---|
| 32 |
|
---|
[9179d0a] | 33 | /**
|
---|
[b45c443] | 34 | * @file
|
---|
[da1bafb] | 35 | * @brief Generic TLB shootdown algorithm.
|
---|
[2bb8648] | 36 | *
|
---|
| 37 | * The algorithm implemented here is based on the CMU TLB shootdown
|
---|
| 38 | * algorithm and is further simplified (e.g. all CPUs receive all TLB
|
---|
| 39 | * shootdown messages).
|
---|
[9179d0a] | 40 | */
|
---|
| 41 |
|
---|
[f761f1eb] | 42 | #include <mm/tlb.h>
|
---|
[d1e414c] | 43 | #include <mm/asid.h>
|
---|
[ce031f0] | 44 | #include <arch/mm/tlb.h>
|
---|
[4ffa9e0] | 45 | #include <smp/ipi.h>
|
---|
[169587a] | 46 | #include <synch/spinlock.h>
|
---|
[23684b7] | 47 | #include <atomic.h>
|
---|
[4ffa9e0] | 48 | #include <arch/interrupt.h>
|
---|
[169587a] | 49 | #include <config.h>
|
---|
[434f700] | 50 | #include <arch.h>
|
---|
[02055415] | 51 | #include <panic.h>
|
---|
[d1e414c] | 52 | #include <debug.h>
|
---|
[b3f8fb7] | 53 | #include <cpu.h>
|
---|
[f761f1eb] | 54 |
|
---|
[169587a] | 55 | void tlb_init(void)
|
---|
| 56 | {
|
---|
[b00fdde] | 57 | tlb_arch_init();
|
---|
[169587a] | 58 | }
|
---|
| 59 |
|
---|
[5f85c91] | 60 | #ifdef CONFIG_SMP
|
---|
[d1e414c] | 61 |
|
---|
[da1bafb] | 62 | /**
|
---|
| 63 | * This lock is used for synchronisation between sender and
|
---|
| 64 | * recipients of TLB shootdown message. It must be acquired
|
---|
| 65 | * before CPU structure lock.
|
---|
| 66 | *
|
---|
| 67 | */
|
---|
| 68 | IRQ_SPINLOCK_STATIC_INITIALIZE(tlblock);
|
---|
| 69 |
|
---|
[d1e414c] | 70 | /** Send TLB shootdown message.
|
---|
| 71 | *
|
---|
| 72 | * This function attempts to deliver TLB shootdown message
|
---|
| 73 | * to all other processors.
|
---|
| 74 | *
|
---|
[05e3cb8] | 75 | * @param type Type describing scope of shootdown.
|
---|
| 76 | * @param asid Address space, if required by type.
|
---|
| 77 | * @param page Virtual page address, if required by type.
|
---|
| 78 | * @param count Number of pages, if required by type.
|
---|
[da1bafb] | 79 | *
|
---|
[402eda5] | 80 | * @return The interrupt priority level as it existed prior to this call.
|
---|
[05e3cb8] | 81 | *
|
---|
[d1e414c] | 82 | */
|
---|
[402eda5] | 83 | ipl_t tlb_shootdown_start(tlb_invalidate_type_t type, asid_t asid,
|
---|
[98000fb] | 84 | uintptr_t page, size_t count)
|
---|
[169587a] | 85 | {
|
---|
[05e3cb8] | 86 | ipl_t ipl = interrupts_disable();
|
---|
[da1bafb] | 87 | CPU->tlb_active = false;
|
---|
[402eda5] | 88 | irq_spinlock_lock(&tlblock, false);
|
---|
[4512d7e] | 89 |
|
---|
[da1bafb] | 90 | size_t i;
|
---|
[d1e414c] | 91 | for (i = 0; i < config.cpu_count; i++) {
|
---|
| 92 | if (i == CPU->id)
|
---|
| 93 | continue;
|
---|
[da1bafb] | 94 |
|
---|
[05e3cb8] | 95 | cpu_t *cpu = &cpus[i];
|
---|
[da1bafb] | 96 | irq_spinlock_lock(&cpu->lock, false);
|
---|
[d1e414c] | 97 | if (cpu->tlb_messages_count == TLB_MESSAGE_QUEUE_LEN) {
|
---|
| 98 | /*
|
---|
| 99 | * The message queue is full.
|
---|
| 100 | * Erase the queue and store one TLB_INVL_ALL message.
|
---|
| 101 | */
|
---|
| 102 | cpu->tlb_messages_count = 1;
|
---|
| 103 | cpu->tlb_messages[0].type = TLB_INVL_ALL;
|
---|
| 104 | cpu->tlb_messages[0].asid = ASID_INVALID;
|
---|
| 105 | cpu->tlb_messages[0].page = 0;
|
---|
| 106 | cpu->tlb_messages[0].count = 0;
|
---|
| 107 | } else {
|
---|
| 108 | /*
|
---|
| 109 | * Enqueue the message.
|
---|
| 110 | */
|
---|
[98000fb] | 111 | size_t idx = cpu->tlb_messages_count++;
|
---|
[4638401] | 112 | cpu->tlb_messages[idx].type = type;
|
---|
| 113 | cpu->tlb_messages[idx].asid = asid;
|
---|
| 114 | cpu->tlb_messages[idx].page = page;
|
---|
| 115 | cpu->tlb_messages[idx].count = count;
|
---|
[d1e414c] | 116 | }
|
---|
[da1bafb] | 117 | irq_spinlock_unlock(&cpu->lock, false);
|
---|
[d1e414c] | 118 | }
|
---|
[36b01bb2] | 119 |
|
---|
[b109ebb] | 120 | tlb_shootdown_ipi_send();
|
---|
[da1bafb] | 121 |
|
---|
| 122 | busy_wait:
|
---|
[d1e414c] | 123 | for (i = 0; i < config.cpu_count; i++)
|
---|
[434f700] | 124 | if (cpus[i].tlb_active)
|
---|
| 125 | goto busy_wait;
|
---|
[05e3cb8] | 126 |
|
---|
[402eda5] | 127 | return ipl;
|
---|
[169587a] | 128 | }
|
---|
| 129 |
|
---|
[da1bafb] | 130 | /** Finish TLB shootdown sequence.
|
---|
| 131 | *
|
---|
[05e3cb8] | 132 | * @param ipl Previous interrupt priority level.
|
---|
| 133 | *
|
---|
[da1bafb] | 134 | */
|
---|
[402eda5] | 135 | void tlb_shootdown_finalize(ipl_t ipl)
|
---|
[169587a] | 136 | {
|
---|
[402eda5] | 137 | irq_spinlock_unlock(&tlblock, false);
|
---|
[da1bafb] | 138 | CPU->tlb_active = true;
|
---|
[402eda5] | 139 | interrupts_restore(ipl);
|
---|
[169587a] | 140 | }
|
---|
| 141 |
|
---|
[4ffa9e0] | 142 | void tlb_shootdown_ipi_send(void)
|
---|
| 143 | {
|
---|
| 144 | ipi_broadcast(VECTOR_TLB_SHOOTDOWN_IPI);
|
---|
| 145 | }
|
---|
| 146 |
|
---|
[da1bafb] | 147 | /** Receive TLB shootdown message.
|
---|
| 148 | *
|
---|
| 149 | */
|
---|
[b109ebb] | 150 | void tlb_shootdown_ipi_recv(void)
|
---|
[f761f1eb] | 151 | {
|
---|
[97b64c9] | 152 | ASSERT(CPU);
|
---|
| 153 |
|
---|
[da1bafb] | 154 | CPU->tlb_active = false;
|
---|
| 155 | irq_spinlock_lock(&tlblock, false);
|
---|
| 156 | irq_spinlock_unlock(&tlblock, false);
|
---|
[d1e414c] | 157 |
|
---|
[da1bafb] | 158 | irq_spinlock_lock(&CPU->lock, false);
|
---|
[d1e414c] | 159 | ASSERT(CPU->tlb_messages_count <= TLB_MESSAGE_QUEUE_LEN);
|
---|
[da1bafb] | 160 |
|
---|
| 161 | size_t i;
|
---|
[d1e414c] | 162 | for (i = 0; i < CPU->tlb_messages_count; CPU->tlb_messages_count--) {
|
---|
[da1bafb] | 163 | tlb_invalidate_type_t type = CPU->tlb_messages[i].type;
|
---|
| 164 | asid_t asid = CPU->tlb_messages[i].asid;
|
---|
| 165 | uintptr_t page = CPU->tlb_messages[i].page;
|
---|
| 166 | size_t count = CPU->tlb_messages[i].count;
|
---|
| 167 |
|
---|
[d1e414c] | 168 | switch (type) {
|
---|
[00b38a3] | 169 | case TLB_INVL_ALL:
|
---|
[d1e414c] | 170 | tlb_invalidate_all();
|
---|
| 171 | break;
|
---|
[00b38a3] | 172 | case TLB_INVL_ASID:
|
---|
[d1e414c] | 173 | tlb_invalidate_asid(asid);
|
---|
| 174 | break;
|
---|
[00b38a3] | 175 | case TLB_INVL_PAGES:
|
---|
[da1bafb] | 176 | ASSERT(count);
|
---|
[d1e414c] | 177 | tlb_invalidate_pages(asid, page, count);
|
---|
| 178 | break;
|
---|
[00b38a3] | 179 | default:
|
---|
[f651e80] | 180 | panic("Unknown type (%d).", type);
|
---|
[d1e414c] | 181 | break;
|
---|
| 182 | }
|
---|
[da1bafb] | 183 |
|
---|
[d1e414c] | 184 | if (type == TLB_INVL_ALL)
|
---|
| 185 | break;
|
---|
| 186 | }
|
---|
| 187 |
|
---|
[da1bafb] | 188 | irq_spinlock_unlock(&CPU->lock, false);
|
---|
| 189 | CPU->tlb_active = true;
|
---|
[f761f1eb] | 190 | }
|
---|
[d1e414c] | 191 |
|
---|
[5f85c91] | 192 | #endif /* CONFIG_SMP */
|
---|
[b45c443] | 193 |
|
---|
[cc73a8a1] | 194 | /** @}
|
---|
[b45c443] | 195 | */
|
---|