[f761f1eb] | 1 | /*
|
---|
| 2 | * Copyright (C) 2001-2004 Jakub Jermar
|
---|
| 3 | * All rights reserved.
|
---|
| 4 | *
|
---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
---|
| 6 | * modification, are permitted provided that the following conditions
|
---|
| 7 | * are met:
|
---|
| 8 | *
|
---|
| 9 | * - Redistributions of source code must retain the above copyright
|
---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | * documentation and/or other materials provided with the distribution.
|
---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
---|
| 15 | * derived from this software without specific prior written permission.
|
---|
| 16 | *
|
---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | */
|
---|
| 28 |
|
---|
[cc73a8a1] | 29 | /** @addtogroup genericmm
|
---|
[b45c443] | 30 | * @{
|
---|
| 31 | */
|
---|
| 32 |
|
---|
[9179d0a] | 33 | /**
|
---|
[b45c443] | 34 | * @file
|
---|
[9179d0a] | 35 | * @brief Generic TLB shootdown algorithm.
|
---|
[2bb8648] | 36 | *
|
---|
| 37 | * The algorithm implemented here is based on the CMU TLB shootdown
|
---|
| 38 | * algorithm and is further simplified (e.g. all CPUs receive all TLB
|
---|
| 39 | * shootdown messages).
|
---|
[9179d0a] | 40 | */
|
---|
| 41 |
|
---|
[f761f1eb] | 42 | #include <mm/tlb.h>
|
---|
[d1e414c] | 43 | #include <mm/asid.h>
|
---|
[ce031f0] | 44 | #include <arch/mm/tlb.h>
|
---|
[4ffa9e0] | 45 | #include <smp/ipi.h>
|
---|
[169587a] | 46 | #include <synch/spinlock.h>
|
---|
| 47 | #include <typedefs.h>
|
---|
[23684b7] | 48 | #include <atomic.h>
|
---|
[4ffa9e0] | 49 | #include <arch/interrupt.h>
|
---|
[169587a] | 50 | #include <config.h>
|
---|
[434f700] | 51 | #include <arch.h>
|
---|
[02055415] | 52 | #include <panic.h>
|
---|
[d1e414c] | 53 | #include <debug.h>
|
---|
[f761f1eb] | 54 |
|
---|
[d1e414c] | 55 | /**
|
---|
| 56 | * This lock is used for synchronisation between sender and
|
---|
| 57 | * recipients of TLB shootdown message. It must be acquired
|
---|
| 58 | * before CPU structure lock.
|
---|
| 59 | */
|
---|
[dc747e3] | 60 | SPINLOCK_INITIALIZE(tlblock);
|
---|
[169587a] | 61 |
|
---|
| 62 | void tlb_init(void)
|
---|
| 63 | {
|
---|
[b00fdde] | 64 | tlb_arch_init();
|
---|
[169587a] | 65 | }
|
---|
| 66 |
|
---|
[5f85c91] | 67 | #ifdef CONFIG_SMP
|
---|
[d1e414c] | 68 |
|
---|
| 69 | /** Send TLB shootdown message.
|
---|
| 70 | *
|
---|
| 71 | * This function attempts to deliver TLB shootdown message
|
---|
| 72 | * to all other processors.
|
---|
| 73 | *
|
---|
| 74 | * This function must be called with interrupts disabled.
|
---|
| 75 | *
|
---|
| 76 | * @param type Type describing scope of shootdown.
|
---|
| 77 | * @param asid Address space, if required by type.
|
---|
| 78 | * @param page Virtual page address, if required by type.
|
---|
| 79 | * @param count Number of pages, if required by type.
|
---|
| 80 | */
|
---|
[7f1c620] | 81 | void tlb_shootdown_start(tlb_invalidate_type_t type, asid_t asid, uintptr_t page, count_t count)
|
---|
[169587a] | 82 | {
|
---|
[434f700] | 83 | int i;
|
---|
| 84 |
|
---|
| 85 | CPU->tlb_active = 0;
|
---|
[169587a] | 86 | spinlock_lock(&tlblock);
|
---|
[4512d7e] | 87 |
|
---|
[d1e414c] | 88 | for (i = 0; i < config.cpu_count; i++) {
|
---|
| 89 | cpu_t *cpu;
|
---|
| 90 |
|
---|
| 91 | if (i == CPU->id)
|
---|
| 92 | continue;
|
---|
| 93 |
|
---|
| 94 | cpu = &cpus[i];
|
---|
| 95 | spinlock_lock(&cpu->lock);
|
---|
| 96 | if (cpu->tlb_messages_count == TLB_MESSAGE_QUEUE_LEN) {
|
---|
| 97 | /*
|
---|
| 98 | * The message queue is full.
|
---|
| 99 | * Erase the queue and store one TLB_INVL_ALL message.
|
---|
| 100 | */
|
---|
| 101 | cpu->tlb_messages_count = 1;
|
---|
| 102 | cpu->tlb_messages[0].type = TLB_INVL_ALL;
|
---|
| 103 | cpu->tlb_messages[0].asid = ASID_INVALID;
|
---|
| 104 | cpu->tlb_messages[0].page = 0;
|
---|
| 105 | cpu->tlb_messages[0].count = 0;
|
---|
| 106 | } else {
|
---|
| 107 | /*
|
---|
| 108 | * Enqueue the message.
|
---|
| 109 | */
|
---|
| 110 | cpu->tlb_messages[cpu->tlb_messages_count].type = type;
|
---|
| 111 | cpu->tlb_messages[cpu->tlb_messages_count].asid = asid;
|
---|
| 112 | cpu->tlb_messages[cpu->tlb_messages_count].page = page;
|
---|
| 113 | cpu->tlb_messages[cpu->tlb_messages_count].count = count;
|
---|
| 114 | cpu->tlb_messages_count++;
|
---|
| 115 | }
|
---|
| 116 | spinlock_unlock(&cpu->lock);
|
---|
| 117 | }
|
---|
[36b01bb2] | 118 |
|
---|
[b109ebb] | 119 | tlb_shootdown_ipi_send();
|
---|
[4512d7e] | 120 |
|
---|
[434f700] | 121 | busy_wait:
|
---|
[d1e414c] | 122 | for (i = 0; i < config.cpu_count; i++)
|
---|
[434f700] | 123 | if (cpus[i].tlb_active)
|
---|
| 124 | goto busy_wait;
|
---|
[169587a] | 125 | }
|
---|
| 126 |
|
---|
[d1e414c] | 127 | /** Finish TLB shootdown sequence. */
|
---|
[b109ebb] | 128 | void tlb_shootdown_finalize(void)
|
---|
[169587a] | 129 | {
|
---|
| 130 | spinlock_unlock(&tlblock);
|
---|
[434f700] | 131 | CPU->tlb_active = 1;
|
---|
[169587a] | 132 | }
|
---|
| 133 |
|
---|
[4ffa9e0] | 134 | void tlb_shootdown_ipi_send(void)
|
---|
| 135 | {
|
---|
| 136 | ipi_broadcast(VECTOR_TLB_SHOOTDOWN_IPI);
|
---|
| 137 | }
|
---|
| 138 |
|
---|
[d1e414c] | 139 | /** Receive TLB shootdown message. */
|
---|
[b109ebb] | 140 | void tlb_shootdown_ipi_recv(void)
|
---|
[f761f1eb] | 141 | {
|
---|
[d1e414c] | 142 | tlb_invalidate_type_t type;
|
---|
| 143 | asid_t asid;
|
---|
[7f1c620] | 144 | uintptr_t page;
|
---|
[d1e414c] | 145 | count_t count;
|
---|
| 146 | int i;
|
---|
| 147 |
|
---|
[97b64c9] | 148 | ASSERT(CPU);
|
---|
| 149 |
|
---|
[434f700] | 150 | CPU->tlb_active = 0;
|
---|
[169587a] | 151 | spinlock_lock(&tlblock);
|
---|
| 152 | spinlock_unlock(&tlblock);
|
---|
[d1e414c] | 153 |
|
---|
| 154 | spinlock_lock(&CPU->lock);
|
---|
| 155 | ASSERT(CPU->tlb_messages_count <= TLB_MESSAGE_QUEUE_LEN);
|
---|
| 156 |
|
---|
| 157 | for (i = 0; i < CPU->tlb_messages_count; CPU->tlb_messages_count--) {
|
---|
| 158 | type = CPU->tlb_messages[i].type;
|
---|
| 159 | asid = CPU->tlb_messages[i].asid;
|
---|
| 160 | page = CPU->tlb_messages[i].page;
|
---|
| 161 | count = CPU->tlb_messages[i].count;
|
---|
| 162 |
|
---|
| 163 | switch (type) {
|
---|
| 164 | case TLB_INVL_ALL:
|
---|
| 165 | tlb_invalidate_all();
|
---|
| 166 | break;
|
---|
| 167 | case TLB_INVL_ASID:
|
---|
| 168 | tlb_invalidate_asid(asid);
|
---|
| 169 | break;
|
---|
| 170 | case TLB_INVL_PAGES:
|
---|
| 171 | ASSERT(count);
|
---|
| 172 | tlb_invalidate_pages(asid, page, count);
|
---|
| 173 | break;
|
---|
| 174 | default:
|
---|
| 175 | panic("unknown type (%d)\n", type);
|
---|
| 176 | break;
|
---|
| 177 | }
|
---|
| 178 | if (type == TLB_INVL_ALL)
|
---|
| 179 | break;
|
---|
| 180 | }
|
---|
| 181 |
|
---|
| 182 | spinlock_unlock(&CPU->lock);
|
---|
[434f700] | 183 | CPU->tlb_active = 1;
|
---|
[f761f1eb] | 184 | }
|
---|
[d1e414c] | 185 |
|
---|
[5f85c91] | 186 | #endif /* CONFIG_SMP */
|
---|
[b45c443] | 187 |
|
---|
[cc73a8a1] | 188 | /** @}
|
---|
[b45c443] | 189 | */
|
---|