source: mainline/kernel/genarch/src/drivers/grlib/irqmp.c@ 208b5f5

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 208b5f5 was 208b5f5, checked in by Martin Decky <martin@…>, 12 years ago

cherrypick important fixes and updates from lp:~jceel/helenos/leon3

  • Property mode set to 100644
File size: 2.7 KB
RevLine 
[6ac3d27]1/*
2 * Copyright (c) 2013 Jakub Klama
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29/** @addtogroup genarch
30 * @{
31 */
32/**
33 * @file
34 * @brief Gaisler GRLIB interrupt controller.
35 */
36
[e47ed05]37#include <genarch/drivers/grlib/irqmp.h>
[6ac3d27]38#include <arch/asm.h>
[4d2dba7]39#include <mm/km.h>
40
41void grlib_irqmp_init(grlib_irqmp_t *irqc, bootinfo_t *bootinfo)
[6ac3d27]42{
[4d2dba7]43 irqc->regs = (void *) km_map(bootinfo->intc_base, PAGE_SIZE,
44 PAGE_NOT_CACHEABLE);
[e47ed05]45
[208b5f5]46 /* Clear all pending interrupts */
47 pio_write_32(&irqc->regs->clear, 0xffffffff);
48
[4d2dba7]49 /* Mask all interrupts */
[208b5f5]50 pio_write_32((void *) irqc->regs + GRLIB_IRQMP_MASK_OFFSET, 0);
[6ac3d27]51}
52
[4d2dba7]53int grlib_irqmp_inum_get(grlib_irqmp_t *irqc)
[6ac3d27]54{
[4d2dba7]55 uint32_t pending = pio_read_32(&irqc->regs->pending);
[e47ed05]56
57 for (unsigned int i = 1; i < 16; i++) {
[4d2dba7]58 if (pending & (1 << i))
59 return i;
60 }
[e47ed05]61
[4d2dba7]62 return -1;
[6ac3d27]63}
64
[e47ed05]65void grlib_irqmp_clear(grlib_irqmp_t *irqc, unsigned int inum)
[6ac3d27]66{
[4d2dba7]67 pio_write_32(&irqc->regs->clear, (1 << inum));
[6ac3d27]68}
69
[e47ed05]70void grlib_irqmp_mask(grlib_irqmp_t *irqc, unsigned int src)
[6ac3d27]71{
[e47ed05]72 uint32_t mask = pio_read_32((void *) irqc->regs +
73 GRLIB_IRQMP_MASK_OFFSET);
74
[4d2dba7]75 mask &= ~(1 << src);
[e47ed05]76 pio_write_32((void *) irqc->regs + GRLIB_IRQMP_MASK_OFFSET, mask);
[6ac3d27]77}
78
[e47ed05]79void grlib_irqmp_unmask(grlib_irqmp_t *irqc, unsigned int src)
[6ac3d27]80{
[e47ed05]81 uint32_t mask = pio_read_32((void *) irqc->regs +
82 GRLIB_IRQMP_MASK_OFFSET);
83
[4d2dba7]84 mask |= (1 << src);
[e47ed05]85 pio_write_32((void *) irqc->regs + GRLIB_IRQMP_MASK_OFFSET, mask);
[6ac3d27]86}
87
88/** @}
89 */
Note: See TracBrowser for help on using the repository browser.