source: mainline/kernel/arch/xen32/include/mm/page.h@ 06e1e95

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 06e1e95 was 06e1e95, checked in by Jakub Jermar <jakub@…>, 19 years ago

C99 compliant header guards (hopefully) everywhere in the kernel.
Formatting and indentation changes.
Small improvements in sparc64.

  • Property mode set to 100644
File size: 6.7 KB
Line 
1/*
2 * Copyright (C) 2006 Martin Decky
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29/** @addtogroup xen32mm
30 * @{
31 */
32/** @file
33 */
34
35#ifndef KERN_xen32_PAGE_H_
36#define KERN_xen32_PAGE_H_
37
38#include <arch/mm/frame.h>
39
40#define PAGE_WIDTH FRAME_WIDTH
41#define PAGE_SIZE FRAME_SIZE
42
43#ifdef KERNEL
44
45#ifndef __ASM__
46# define KA2PA(x) (((uintptr_t) (x)) - 0x80000000)
47# define PA2KA(x) (((uintptr_t) (x)) + 0x80000000)
48#else
49# define KA2PA(x) ((x) - 0x80000000)
50# define PA2KA(x) ((x) + 0x80000000)
51#endif
52
53/*
54 * Implementation of generic 4-level page table interface.
55 * IA-32 has 2-level page tables, so PTL1 and PTL2 are left out.
56 */
57#define PTL0_ENTRIES_ARCH 1024
58#define PTL1_ENTRIES_ARCH 0
59#define PTL2_ENTRIES_ARCH 0
60#define PTL3_ENTRIES_ARCH 1024
61
62#define PTL0_INDEX_ARCH(vaddr) (((vaddr) >> 22) & 0x3ff)
63#define PTL1_INDEX_ARCH(vaddr) 0
64#define PTL2_INDEX_ARCH(vaddr) 0
65#define PTL3_INDEX_ARCH(vaddr) (((vaddr) >> 12) & 0x3ff)
66
67#define GET_PTL1_ADDRESS_ARCH(ptl0, i) ((pte_t *) MA2PA((((pte_t *) (ptl0))[(i)].frame_address) << 12))
68#define GET_PTL2_ADDRESS_ARCH(ptl1, i) (ptl1)
69#define GET_PTL3_ADDRESS_ARCH(ptl2, i) (ptl2)
70#define GET_FRAME_ADDRESS_ARCH(ptl3, i) ((uintptr_t) MA2PA((((pte_t *) (ptl3))[(i)].frame_address) << 12))
71
72#define SET_PTL0_ADDRESS_ARCH(ptl0) { \
73 mmuext_op_t mmu_ext; \
74 \
75 mmu_ext.cmd = MMUEXT_NEW_BASEPTR; \
76 mmu_ext.mfn = ADDR2PFN(PA2MA(ptl0)); \
77 xen_mmuext_op(&mmu_ext, 1, NULL, DOMID_SELF); \
78}
79
80#define SET_PTL1_ADDRESS_ARCH(ptl0, i, a) { \
81 mmu_update_t update; \
82 \
83 update.ptr = PA2MA(KA2PA(&((pte_t *) (ptl0))[(i)])); \
84 update.val = PA2MA(a) | 0x0003; \
85 xen_mmu_update(&update, 1, NULL, DOMID_SELF); \
86}
87#define SET_PTL2_ADDRESS_ARCH(ptl1, i, a)
88#define SET_PTL3_ADDRESS_ARCH(ptl2, i, a)
89#define SET_FRAME_ADDRESS_ARCH(ptl3, i, a) (((pte_t *) (ptl3))[(i)].frame_address = PA2MA(a) >> 12)
90
91#define GET_PTL1_FLAGS_ARCH(ptl0, i) get_pt_flags((pte_t *) (ptl0), (index_t)(i))
92#define GET_PTL2_FLAGS_ARCH(ptl1, i) PAGE_PRESENT
93#define GET_PTL3_FLAGS_ARCH(ptl2, i) PAGE_PRESENT
94#define GET_FRAME_FLAGS_ARCH(ptl3, i) get_pt_flags((pte_t *) (ptl3), (index_t)(i))
95
96#define SET_PTL1_FLAGS_ARCH(ptl0, i, x) set_pt_flags((pte_t *) (ptl0), (index_t)(i), (x))
97#define SET_PTL2_FLAGS_ARCH(ptl1, i, x)
98#define SET_PTL3_FLAGS_ARCH(ptl2, i, x)
99#define SET_FRAME_FLAGS_ARCH(ptl3, i, x) set_pt_flags((pte_t *) (ptl3), (index_t)(i), (x))
100
101#define PTE_VALID_ARCH(p) (*((uint32_t *) (p)) != 0)
102#define PTE_PRESENT_ARCH(p) ((p)->present != 0)
103#define PTE_GET_FRAME_ARCH(p) ((p)->frame_address << FRAME_WIDTH)
104#define PTE_WRITABLE_ARCH(p) ((p)->writeable != 0)
105#define PTE_EXECUTABLE_ARCH(p) 1
106
107#ifndef __ASM__
108
109#include <mm/page.h>
110#include <arch/types.h>
111#include <arch/mm/frame.h>
112#include <typedefs.h>
113#include <arch/hypercall.h>
114
115/* Page fault error codes. */
116
117/** When bit on this position is 0, the page fault was caused by a not-present page. */
118#define PFERR_CODE_P (1 << 0)
119
120/** When bit on this position is 1, the page fault was caused by a write. */
121#define PFERR_CODE_RW (1 << 1)
122
123/** When bit on this position is 1, the page fault was caused in user mode. */
124#define PFERR_CODE_US (1 << 2)
125
126/** When bit on this position is 1, a reserved bit was set in page directory. */
127#define PFERR_CODE_RSVD (1 << 3)
128
129/** Page Table Entry. */
130struct page_specifier {
131 unsigned present : 1;
132 unsigned writeable : 1;
133 unsigned uaccessible : 1;
134 unsigned page_write_through : 1;
135 unsigned page_cache_disable : 1;
136 unsigned accessed : 1;
137 unsigned dirty : 1;
138 unsigned pat : 1;
139 unsigned global : 1;
140 unsigned soft_valid : 1; /**< Valid content even if the present bit is not set. */
141 unsigned avl : 2;
142 unsigned frame_address : 20;
143} __attribute__ ((packed));
144
145typedef struct {
146 uint64_t ptr; /**< Machine address of PTE */
147 union { /**< New contents of PTE */
148 uint64_t val;
149 pte_t pte;
150 };
151} mmu_update_t;
152
153typedef struct {
154 unsigned int cmd;
155 union {
156 unsigned long mfn;
157 unsigned long linear_addr;
158 };
159 union {
160 unsigned int nr_ents;
161 void *vcpumask;
162 };
163} mmuext_op_t;
164
165static inline int xen_update_va_mapping(const void *va, const pte_t pte, const unsigned int flags)
166{
167 return hypercall4(XEN_UPDATE_VA_MAPPING, va, pte, 0, flags);
168}
169
170static inline int xen_mmu_update(const mmu_update_t *req, const unsigned int count, unsigned int *success_count, domid_t domid)
171{
172 return hypercall4(XEN_MMU_UPDATE, req, count, success_count, domid);
173}
174
175static inline int xen_mmuext_op(const mmuext_op_t *op, const unsigned int count, unsigned int *success_count, domid_t domid)
176{
177 return hypercall4(XEN_MMUEXT_OP, op, count, success_count, domid);
178}
179
180static inline int get_pt_flags(pte_t *pt, index_t i)
181{
182 pte_t *p = &pt[i];
183
184 return (
185 (!p->page_cache_disable)<<PAGE_CACHEABLE_SHIFT |
186 (!p->present)<<PAGE_PRESENT_SHIFT |
187 p->uaccessible<<PAGE_USER_SHIFT |
188 1<<PAGE_READ_SHIFT |
189 p->writeable<<PAGE_WRITE_SHIFT |
190 1<<PAGE_EXEC_SHIFT |
191 p->global<<PAGE_GLOBAL_SHIFT
192 );
193}
194
195static inline void set_pt_flags(pte_t *pt, index_t i, int flags)
196{
197 pte_t *p = &pt[i];
198
199 p->page_cache_disable = !(flags & PAGE_CACHEABLE);
200 p->present = !(flags & PAGE_NOT_PRESENT);
201 p->uaccessible = (flags & PAGE_USER) != 0;
202 p->writeable = (flags & PAGE_WRITE) != 0;
203 p->global = (flags & PAGE_GLOBAL) != 0;
204
205 /*
206 * Ensure that there is at least one bit set even if the present bit is cleared.
207 */
208 p->soft_valid = true;
209}
210
211extern void page_arch_init(void);
212extern void page_fault(int n, istate_t *istate);
213
214#endif /* __ASM__ */
215
216#endif /* KERNEL */
217
218#endif
219
220/** @}
221 */
Note: See TracBrowser for help on using the repository browser.