source: mainline/kernel/arch/sparc64/src/sparc64.c@ 08fed0a

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 08fed0a was 4ddc76b, checked in by Jakub Jermar <jakub@…>, 16 years ago

Fix SMP on sparc64.

  • Property mode set to 100644
File size: 4.3 KB
RevLine 
[39cb79a]1/*
[df4ed85]2 * Copyright (c) 2005 Jakub Jermar
[39cb79a]3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
[2f40fe4]29/** @addtogroup sparc64
[b45c443]30 * @{
31 */
32/** @file
33 */
34
[39cb79a]35#include <arch.h>
[65fb232]36#include <debug.h>
[ed166f7]37#include <config.h>
[49b6d32]38#include <arch/trap/trap.h>
[adb2ebf8]39#include <arch/console.h>
[41d33ac]40#include <console/console.h>
[94d614e]41#include <arch/boot/boot.h>
[10b890b]42#include <arch/arch.h>
[9a5b556]43#include <arch/asm.h>
[ed166f7]44#include <arch/mm/page.h>
45#include <arch/stack.h>
[16529d5]46#include <genarch/ofw/ofw_tree.h>
[ed166f7]47#include <userspace.h>
[7dcf22a]48#include <ddi/irq.h>
[f7734012]49#include <string.h>
[94d614e]50
51bootinfo_t bootinfo;
[39cb79a]52
[06f96234]53/** Perform sparc64-specific initialization before main_bsp() is called. */
[cfa70add]54void arch_pre_main(void)
55{
[61e90dd]56 /* Copy init task info. */
[cfa70add]57 init.cnt = bootinfo.taskmap.count;
58
59 uint32_t i;
60
61 for (i = 0; i < bootinfo.taskmap.count; i++) {
[79f119b9]62 init.tasks[i].addr = (uintptr_t) bootinfo.taskmap.tasks[i].addr;
[cfa70add]63 init.tasks[i].size = bootinfo.taskmap.tasks[i].size;
[f7734012]64 strncpy(init.tasks[i].name, bootinfo.taskmap.tasks[i].name,
65 CONFIG_TASK_NAME_BUFLEN);
[cfa70add]66 }
[61e90dd]67
68 /* Copy boot allocations info. */
69 ballocs.base = bootinfo.ballocs.base;
70 ballocs.size = bootinfo.ballocs.size;
[16529d5]71
72 ofw_tree_init(bootinfo.ofw_root);
[cfa70add]73}
74
[771cd22]75/** Perform sparc64 specific initialization before mm is initialized. */
[39cb79a]76void arch_pre_mm_init(void)
77{
[a9ac978]78 if (config.cpu_active == 1)
79 trap_init();
[39cb79a]80}
81
[771cd22]82/** Perform sparc64 specific initialization afterr mm is initialized. */
[39cb79a]83void arch_post_mm_init(void)
84{
[0d107f31]85 if (config.cpu_active == 1) {
[771cd22]86 /*
87 * We have 2^11 different interrupt vectors.
88 * But we only create 128 buckets.
89 */
90 irq_init(1 << 11, 128);
[0d107f31]91 }
[39cb79a]92}
93
[26678e5]94void arch_post_cpu_init(void)
95{
96}
97
[7453929]98void arch_pre_smp_init(void)
99{
100}
101
102void arch_post_smp_init(void)
[39cb79a]103{
[4ddc76b]104 standalone_sparc64_console_init();
[39cb79a]105}
106
[9a5b556]107/** Calibrate delay loop.
108 *
109 * On sparc64, we implement delay() by waiting for the TICK register to
110 * reach a pre-computed value, as opposed to performing some pre-computed
111 * amount of instructions of known duration. We set the delay_loop_const
112 * to 1 in order to neutralize the multiplication done by delay().
113 */
[39cb79a]114void calibrate_delay_loop(void)
115{
[9a5b556]116 CPU->delay_loop_const = 1;
117}
118
119/** Wait several microseconds.
120 *
121 * We assume that interrupts are already disabled.
122 *
123 * @param t Microseconds to wait.
124 */
125void asm_delay_loop(const uint32_t usec)
126{
[aeaebcc]127 uint64_t stop = tick_read() + (uint64_t) usec * (uint64_t)
[f619ec11]128 CPU->arch.clock_frequency / 1000000;
[9a5b556]129
130 while (tick_read() < stop)
131 ;
[39cb79a]132}
[41d33ac]133
[ed166f7]134/** Switch to userspace. */
135void userspace(uspace_arg_t *kernel_uarg)
136{
137 switch_to_userspace((uintptr_t) kernel_uarg->uspace_entry,
[f619ec11]138 ((uintptr_t) kernel_uarg->uspace_stack) + STACK_SIZE
139 - (ALIGN_UP(STACK_ITEM_SIZE, STACK_ALIGNMENT) + STACK_BIAS),
140 (uintptr_t) kernel_uarg->uspace_uarg);
[ed166f7]141
142 for (;;)
143 ;
144 /* not reached */
145}
146
[f74bbaf]147void arch_reboot(void)
148{
149 // TODO
150 while (1);
151}
152
[6da1013f]153/** Construct function pointer
154 *
155 * @param fptr function pointer structure
156 * @param addr function address
157 * @param caller calling function address
158 *
159 * @return address of the function pointer
160 *
161 */
162void *arch_construct_function(fncptr_t *fptr, void *addr, void *caller)
163{
164 return addr;
165}
166
[2f40fe4]167/** @}
[b45c443]168 */
Note: See TracBrowser for help on using the repository browser.