source: mainline/kernel/arch/sparc64/src/cpu/cpu.c@ 730376d

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 730376d was 7e7c8747, checked in by Jakub Jermar <jakub@…>, 19 years ago

More formatting and indentation changes.

  • Property mode set to 100644
File size: 4.4 KB
RevLine 
[2cf87e50]1/*
2 * Copyright (C) 2005 Jakub Jermar
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
[1bb2e7a]29/** @addtogroup sparc64
[b45c443]30 * @{
31 */
32/** @file
33 */
34
[9a5b556]35#include <arch/asm.h>
[2cf87e50]36#include <cpu.h>
37#include <arch.h>
38#include <print.h>
[45b26dad]39#include <arch/register.h>
40#include <genarch/ofw/ofw_tree.h>
41#include <arch/types.h>
42#include <arch/drivers/tick.h>
[84060e2]43#include <arch/mm/page.h>
44#include <arch/mm/tlb.h>
45#include <macros.h>
[2cf87e50]46
[7e7c8747]47/** Perform sparc64 specific initialization of the processor structure for the
48 * current processor.
49 */
[2cf87e50]50void cpu_arch_init(void)
51{
[45b26dad]52 ofw_tree_node_t *node;
53 uint32_t mid;
54 uint32_t clock_frequency = 0;
55 upa_config_t upa_config;
56
57 upa_config.value = upa_config_read();
[a9ac978]58 CPU->arch.mid = upa_config.mid;
59
[84060e2]60 /*
61 * Detect processor frequency.
62 */
[45b26dad]63 node = ofw_tree_find_child_by_device_type(ofw_tree_lookup("/"), "cpu");
64 while (node) {
65 ofw_tree_property_t *prop;
66
67 prop = ofw_tree_getprop(node, "upa-portid");
68 if (prop && prop->value) {
69 mid = *((uint32_t *) prop->value);
[a9ac978]70 if (mid == CPU->arch.mid) {
[7e7c8747]71 prop = ofw_tree_getprop(node,
72 "clock-frequency");
[45b26dad]73 if (prop && prop->value)
[7e7c8747]74 clock_frequency = *((uint32_t *)
75 prop->value);
[45b26dad]76 }
77 }
78 node = ofw_tree_find_peer_by_device_type(node, "cpu");
79 }
80
81 CPU->arch.clock_frequency = clock_frequency;
82 tick_init();
[84060e2]83
84 /*
85 * Lock CPU stack in DTLB.
86 */
[7e7c8747]87 uintptr_t base = ALIGN_DOWN(config.base, 1 << KERNEL_PAGE_WIDTH);
[84060e2]88
[7e7c8747]89 if (!overlaps((uintptr_t) CPU->stack, PAGE_SIZE, base, (1 <<
90 KERNEL_PAGE_WIDTH))) {
[84060e2]91 /*
92 * Kernel stack of this processor is not locked in DTLB.
93 * First, demap any already existing mappings.
94 * Second, create a locked mapping for it.
95 */
[7e7c8747]96 dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_NUCLEUS, (uintptr_t)
97 CPU->stack);
98 dtlb_insert_mapping((uintptr_t) CPU->stack, KA2PA(CPU->stack),
99 PAGESIZE_8K, true, true);
[84060e2]100 }
[2cf87e50]101}
102
[45b26dad]103/** Read version information from the current processor. */
[2cf87e50]104void cpu_identify(void)
105{
106 CPU->arch.ver.value = ver_read();
107}
108
[45b26dad]109/** Print version information for a processor.
[a9ac978]110 *
111 * This function is called by the bootstrap processor.
[45b26dad]112 *
[7e7c8747]113 * @param m Processor structure of the CPU for which version information is to
114 * be printed.
[45b26dad]115 */
[2cf87e50]116void cpu_print_report(cpu_t *m)
117{
118 char *manuf, *impl;
119
[a9ac978]120 switch (m->arch.ver.manuf) {
121 case MANUF_FUJITSU:
[2cf87e50]122 manuf = "Fujitsu";
123 break;
[a9ac978]124 case MANUF_ULTRASPARC:
[2cf87e50]125 manuf = "UltraSPARC";
126 break;
[a9ac978]127 case MANUF_SUN:
[2cf87e50]128 manuf = "Sun";
129 break;
[a9ac978]130 default:
[2cf87e50]131 manuf = "Unknown";
132 break;
133 }
134
135 switch (CPU->arch.ver.impl) {
[a9ac978]136 case IMPL_ULTRASPARCI:
[2cf87e50]137 impl = "UltraSPARC I";
138 break;
[a9ac978]139 case IMPL_ULTRASPARCII:
[2cf87e50]140 impl = "UltraSPARC II";
141 break;
[a9ac978]142 case IMPL_ULTRASPARCII_I:
[2cf87e50]143 impl = "UltraSPARC IIi";
144 break;
[a9ac978]145 case IMPL_ULTRASPARCII_E:
[2cf87e50]146 impl = "UltraSPARC IIe";
147 break;
[a9ac978]148 case IMPL_ULTRASPARCIII:
[2cf87e50]149 impl = "UltraSPARC III";
150 break;
[a9ac978]151 case IMPL_ULTRASPARCIV_PLUS:
[2cf87e50]152 impl = "UltraSPARC IV+";
153 break;
[a9ac978]154 case IMPL_SPARC64V:
[2cf87e50]155 impl = "SPARC 64V";
156 break;
[a9ac978]157 default:
[2cf87e50]158 impl = "Unknown";
159 break;
160 }
161
[7e7c8747]162 printf("cpu%d: manuf=%s, impl=%s, mask=%d (%dMHz)\n", m->id, manuf,
163 impl, m->arch.ver.mask, m->arch.clock_frequency / 1000000);
[2cf87e50]164}
[b45c443]165
[1bb2e7a]166/** @}
[b45c443]167 */
Note: See TracBrowser for help on using the repository browser.