source: mainline/kernel/arch/sparc64/include/barrier.h@ 06e1e95

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 06e1e95 was ed166f7, checked in by Jakub Jermar <jakub@…>, 19 years ago

A lot of untested sparc64 stuff:

  • Write ASID to hardware when a thread is about to run in userspace.
  • Add userspace() and switch_to_userspace() functions.
  • Handle special cases when the userspace spill/fill handler causes MMU trap.
  • Resolve some TODOs in the existing sparc64 code.
  • sparc64 has now C99 compliant header guards.
  • Formatting and indentation fixes.
  • Property mode set to 100644
File size: 2.4 KB
Line 
1/*
2 * Copyright (C) 2005 Jakub Jermar
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29/** @addtogroup sparc64
30 * @{
31 */
32/** @file
33 */
34
35#ifndef KERN_sparc64_BARRIER_H_
36#define KERN_sparc64_BARRIER_H_
37
38/*
39 * TODO: Implement true SPARC V9 memory barriers for macros below.
40 */
41#define CS_ENTER_BARRIER() __asm__ volatile ("" ::: "memory")
42#define CS_LEAVE_BARRIER() __asm__ volatile ("" ::: "memory")
43
44#define memory_barrier()
45#define read_barrier()
46#define write_barrier()
47
48/** Flush Instruction Memory instruction. */
49static inline void flush(void)
50{
51 /*
52 * The FLUSH instruction takes address parameter.
53 * As such, it may trap if the address is not found in DTLB.
54 *
55 * The entire kernel text is mapped by a locked ITLB and
56 * DTLB entries. Therefore, when this function is called,
57 * the %o7 register will always be in the range mapped by
58 * DTLB.
59 */
60
61 __asm__ volatile ("flush %o7\n");
62}
63
64/** Memory Barrier instruction. */
65static inline void membar(void)
66{
67 __asm__ volatile ("membar #Sync\n");
68}
69
70#endif
71
72/** @}
73 */
Note: See TracBrowser for help on using the repository browser.