source: mainline/kernel/arch/sparc32/include/arch/exception.h@ ef9a2a8

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since ef9a2a8 was b6b02c0, checked in by Jakub Klama <jakub.klama@…>, 12 years ago

Initial work on sparc32 architecture support.

  • /boot/arch/sparc32 loosely based on arm32 port
  • /kernel/arch/sparc32 based on abs32le template
  • /uspace/lib/c/arch/sparc32 based on sparc64 implementation with incompatible parts temporarily commented out.

Work currently done:

  • AMBA plug and play support in loader
  • initial MMU setup
  • kernel booting
  • register window traps
  • context_save_arch/context_restore_arch

Completed milestones: M1, M2

  • Property mode set to 100644
File size: 2.6 KB
Line 
1/*
2 * Copyright (c) 2005 Jakub Jermar
3 * Copyright (c) 2013 Jakub Klama
4 * All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
8 * are met:
9 *
10 * - Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * - Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * - The name of the author may not be used to endorse or promote products
16 * derived from this software without specific prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
19 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
20 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
21 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
22 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
23 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
27 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 */
29
30/** @addtogroup sparc64interrupt
31 * @{
32 */
33/**
34 * @file
35 */
36
37#ifndef KERN_sparc32_EXCEPTION_H_
38#define KERN_sparc32_EXCEPTION_H_
39
40#define TT_INSTRUCTION_ACCESS_EXCEPTION 0x01
41#define TT_INSTRUCTION_ACCESS_MMU_MISS 0x3c
42#define TT_INSTRUCTION_ACCESS_ERROR 0x21
43#define TT_ILLEGAL_INSTRUCTION 0x02
44#define TT_PRIVILEGED_INSTRUCTION 0x03
45#define TT_FP_DISABLED 0x08
46#define TT_DIVISION_BY_ZERO 0x2a
47#define TT_DATA_ACCESS_EXCEPTION 0x09
48#define TT_DATA_ACCESS_MMU_MISS 0x2c
49#define TT_DATA_ACCESS_ERROR 0x29
50#define TT_MEM_ADDRESS_NOT_ALIGNED 0x07
51
52#ifndef __ASM__
53
54/*#include <arch/interrupt.h>*/
55
56extern void instruction_access_exception(int n, istate_t *istate);
57extern void instruction_access_error(int n, istate_t *istate);
58extern void illegal_instruction(int n, istate_t *istate);
59extern void privileged_instruction(int n, istate_t *istate);
60extern void fp_disabled(int n, istate_t *istate);
61extern void division_by_zero(int n, istate_t *istate);
62extern void data_access_exception(int n, istate_t *istate);
63extern void data_access_error(int n, istate_t *istate);
64extern void mem_address_not_aligned(int n, istate_t *istate);
65
66#endif /* !__ASM__ */
67
68#endif
69
70/** @}
71 */
Note: See TracBrowser for help on using the repository browser.