source: mainline/kernel/arch/ppc32/src/smc.c@ 7328ff4

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 7328ff4 was 7328ff4, checked in by Jiří Zárevúcky <jiri.zarevucky@…>, 7 years ago

Use builtin memory fences for kernel barriers, and convert smp_coherence() into a regular function

  • Property mode set to 100644
File size: 2.1 KB
Line 
1/*
2 * Copyright (c) 2005 Martin Decky
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29
30#include <barrier.h>
31
32#define COHERENCE_INVAL_MIN 4
33
34/*
35 * The IMB sequence used here is valid for all possible cache models
36 * on uniprocessor. SMP might require a different sequence.
37 * See PowerPC Programming Environment for 32-Bit Microprocessors,
38 * chapter 5.1.5.2
39 */
40
41void smc_coherence(void *addr, size_t len)
42{
43 unsigned int i;
44
45 for (i = 0; i < len; i += COHERENCE_INVAL_MIN)
46 asm volatile (
47 "dcbst 0, %[addr]\n"
48 :: [addr] "r" (addr + i)
49 );
50
51 asm volatile ("sync" ::: "memory");
52
53 for (i = 0; i < len; i += COHERENCE_INVAL_MIN)
54 asm volatile (
55 "icbi 0, %[addr]\n"
56 :: [addr] "r" (addr + i)
57 );
58
59 asm volatile ("sync" ::: "memory");
60 asm volatile ("isync" ::: "memory");
61}
62
Note: See TracBrowser for help on using the repository browser.