1 | /*
|
---|
2 | * Copyright (c) 2003-2004 Jakub Jermar
|
---|
3 | * All rights reserved.
|
---|
4 | *
|
---|
5 | * Redistribution and use in source and binary forms, with or without
|
---|
6 | * modification, are permitted provided that the following conditions
|
---|
7 | * are met:
|
---|
8 | *
|
---|
9 | * - Redistributions of source code must retain the above copyright
|
---|
10 | * notice, this list of conditions and the following disclaimer.
|
---|
11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
12 | * notice, this list of conditions and the following disclaimer in the
|
---|
13 | * documentation and/or other materials provided with the distribution.
|
---|
14 | * - The name of the author may not be used to endorse or promote products
|
---|
15 | * derived from this software without specific prior written permission.
|
---|
16 | *
|
---|
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
27 | */
|
---|
28 |
|
---|
29 | /** @addtogroup mips32
|
---|
30 | * @{
|
---|
31 | */
|
---|
32 | /** @file
|
---|
33 | */
|
---|
34 |
|
---|
35 | #include <arch/exception.h>
|
---|
36 | #include <arch/interrupt.h>
|
---|
37 | #include <arch/mm/tlb.h>
|
---|
38 | #include <panic.h>
|
---|
39 | #include <arch/cp0.h>
|
---|
40 | #include <arch/types.h>
|
---|
41 | #include <arch.h>
|
---|
42 | #include <debug.h>
|
---|
43 | #include <proc/thread.h>
|
---|
44 | #include <print.h>
|
---|
45 | #include <interrupt.h>
|
---|
46 | #include <func.h>
|
---|
47 | #include <ddi/irq.h>
|
---|
48 | #include <arch/debugger.h>
|
---|
49 | #include <symtab.h>
|
---|
50 |
|
---|
51 | static char * exctable[] = {
|
---|
52 | "Interrupt",
|
---|
53 | "TLB Modified",
|
---|
54 | "TLB Invalid",
|
---|
55 | "TLB Invalid Store",
|
---|
56 | "Address Error - load/instr. fetch",
|
---|
57 | "Address Error - store",
|
---|
58 | "Bus Error - fetch instruction",
|
---|
59 | "Bus Error - data reference",
|
---|
60 | "Syscall",
|
---|
61 | "BreakPoint",
|
---|
62 | "Reserved Instruction",
|
---|
63 | "Coprocessor Unusable",
|
---|
64 | "Arithmetic Overflow",
|
---|
65 | "Trap",
|
---|
66 | "Virtual Coherency - instruction",
|
---|
67 | "Floating Point",
|
---|
68 | NULL, NULL, NULL, NULL, NULL, NULL, NULL,
|
---|
69 | "WatchHi/WatchLo", /* 23 */
|
---|
70 | NULL, NULL, NULL, NULL, NULL, NULL, NULL,
|
---|
71 | "Virtual Coherency - data",
|
---|
72 | };
|
---|
73 |
|
---|
74 | static void print_regdump(istate_t *istate)
|
---|
75 | {
|
---|
76 | char *pcsymbol, *rasymbol;
|
---|
77 |
|
---|
78 | pcsymbol = symtab_fmt_name_lookup(istate->epc);
|
---|
79 | rasymbol = symtab_fmt_name_lookup(istate->ra);
|
---|
80 |
|
---|
81 | printf("PC: %#x(%s) RA: %#x(%s), SP(%p)\n", istate->epc, pcsymbol,
|
---|
82 | istate->ra, rasymbol, istate->sp);
|
---|
83 | }
|
---|
84 |
|
---|
85 | static void unhandled_exception(int n, istate_t *istate)
|
---|
86 | {
|
---|
87 | fault_if_from_uspace(istate, "Unhandled exception %s.", exctable[n]);
|
---|
88 |
|
---|
89 | print_regdump(istate);
|
---|
90 | panic("Unhandled exception %s.", exctable[n]);
|
---|
91 | }
|
---|
92 |
|
---|
93 | static void reserved_instr_exception(int n, istate_t *istate)
|
---|
94 | {
|
---|
95 | if (*((uint32_t *)istate->epc) == 0x7c03e83b) {
|
---|
96 | ASSERT(THREAD);
|
---|
97 | istate->epc += 4;
|
---|
98 | istate->v1 = istate->k1;
|
---|
99 | } else
|
---|
100 | unhandled_exception(n, istate);
|
---|
101 | }
|
---|
102 |
|
---|
103 | static void breakpoint_exception(int n, istate_t *istate)
|
---|
104 | {
|
---|
105 | #ifdef CONFIG_DEBUG
|
---|
106 | debugger_bpoint(istate);
|
---|
107 | #else
|
---|
108 | /* it is necessary to not re-execute BREAK instruction after
|
---|
109 | returning from Exception handler
|
---|
110 | (see page 138 in R4000 Manual for more information) */
|
---|
111 | istate->epc += 4;
|
---|
112 | #endif
|
---|
113 | }
|
---|
114 |
|
---|
115 | static void tlbmod_exception(int n, istate_t *istate)
|
---|
116 | {
|
---|
117 | tlb_modified(istate);
|
---|
118 | }
|
---|
119 |
|
---|
120 | static void tlbinv_exception(int n, istate_t *istate)
|
---|
121 | {
|
---|
122 | tlb_invalid(istate);
|
---|
123 | }
|
---|
124 |
|
---|
125 | #ifdef CONFIG_FPU_LAZY
|
---|
126 | static void cpuns_exception(int n, istate_t *istate)
|
---|
127 | {
|
---|
128 | if (cp0_cause_coperr(cp0_cause_read()) == fpu_cop_id)
|
---|
129 | scheduler_fpu_lazy_request();
|
---|
130 | else {
|
---|
131 | fault_if_from_uspace(istate, "Unhandled Coprocessor Unusable Exception.");
|
---|
132 | panic("Unhandled Coprocessor Unusable Exception.");
|
---|
133 | }
|
---|
134 | }
|
---|
135 | #endif
|
---|
136 |
|
---|
137 | static void interrupt_exception(int n, istate_t *istate)
|
---|
138 | {
|
---|
139 | uint32_t cause;
|
---|
140 | int i;
|
---|
141 |
|
---|
142 | /* decode interrupt number and process the interrupt */
|
---|
143 | cause = (cp0_cause_read() >> 8) & 0xff;
|
---|
144 |
|
---|
145 | for (i = 0; i < 8; i++) {
|
---|
146 | if (cause & (1 << i)) {
|
---|
147 | irq_t *irq = irq_dispatch_and_lock(i);
|
---|
148 | if (irq) {
|
---|
149 | /*
|
---|
150 | * The IRQ handler was found.
|
---|
151 | */
|
---|
152 | irq->handler(irq);
|
---|
153 | spinlock_unlock(&irq->lock);
|
---|
154 | } else {
|
---|
155 | /*
|
---|
156 | * Spurious interrupt.
|
---|
157 | */
|
---|
158 | #ifdef CONFIG_DEBUG
|
---|
159 | printf("cpu%u: spurious interrupt (inum=%d)\n",
|
---|
160 | CPU->id, i);
|
---|
161 | #endif
|
---|
162 | }
|
---|
163 | }
|
---|
164 | }
|
---|
165 | }
|
---|
166 |
|
---|
167 | /** Handle syscall userspace call */
|
---|
168 | static void syscall_exception(int n, istate_t *istate)
|
---|
169 | {
|
---|
170 | panic("Syscall is handled through shortcut.");
|
---|
171 | }
|
---|
172 |
|
---|
173 | void exception_init(void)
|
---|
174 | {
|
---|
175 | int i;
|
---|
176 |
|
---|
177 | /* Clear exception table */
|
---|
178 | for (i = 0; i < IVT_ITEMS; i++)
|
---|
179 | exc_register(i, "undef", (iroutine) unhandled_exception);
|
---|
180 |
|
---|
181 | exc_register(EXC_Bp, "bkpoint", (iroutine) breakpoint_exception);
|
---|
182 | exc_register(EXC_RI, "resinstr", (iroutine) reserved_instr_exception);
|
---|
183 | exc_register(EXC_Mod, "tlb_mod", (iroutine) tlbmod_exception);
|
---|
184 | exc_register(EXC_TLBL, "tlbinvl", (iroutine) tlbinv_exception);
|
---|
185 | exc_register(EXC_TLBS, "tlbinvl", (iroutine) tlbinv_exception);
|
---|
186 | exc_register(EXC_Int, "interrupt", (iroutine) interrupt_exception);
|
---|
187 | #ifdef CONFIG_FPU_LAZY
|
---|
188 | exc_register(EXC_CpU, "cpunus", (iroutine) cpuns_exception);
|
---|
189 | #endif
|
---|
190 | exc_register(EXC_Sys, "syscall", (iroutine) syscall_exception);
|
---|
191 | }
|
---|
192 |
|
---|
193 | /** @}
|
---|
194 | */
|
---|