source: mainline/kernel/arch/mips32/include/asm.h@ 9a5b556

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 9a5b556 was 9a5b556, checked in by Jakub Jermar <jakub@…>, 19 years ago

sparc64 work:

  • find a CPU node and read its clock_frequency attribute
  • implement asm_delay_loop()
  • set TICK_COMPARE register according to processor frequency
  • small improvements at random places

OpenFirmware work:

  • two new functions for walking the device tree

Generic boot loader work:

  • added basic string functions

Usual pile of indentation and formatting fixes.

  • Property mode set to 100644
File size: 2.4 KB
RevLine 
[f761f1eb]1/*
[178ec7b]2 * Copyright (C) 2003-2004 Jakub Jermar
[f761f1eb]3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
[2f40fe4]29/** @addtogroup mips32
[b45c443]30 * @{
31 */
32/** @file
33 */
34
[60780c5]35#ifndef __mips32_ASM_H__
36#define __mips32_ASM_H__
[f761f1eb]37
[361635c]38#include <arch/types.h>
[2bd4fdf]39#include <typedefs.h>
[361635c]40#include <config.h>
41
[ffc277e]42
43static inline void cpu_sleep(void)
44{
45 /* Most of the simulators do not support */
46/* __asm__ volatile ("wait"); */
47}
[f761f1eb]48
[361635c]49/** Return base address of current stack
50 *
51 * Return the base address of the current stack.
52 * The stack is assumed to be STACK_SIZE bytes long.
[1fbbcd6]53 * The stack must start on page boundary.
[361635c]54 */
[7f1c620]55static inline uintptr_t get_stack_base(void)
[361635c]56{
[7f1c620]57 uintptr_t v;
[361635c]58
59 __asm__ volatile ("and %0, $29, %1\n" : "=r" (v) : "r" (~(STACK_SIZE-1)));
60
61 return v;
62}
63
[2bd4fdf]64extern void cpu_halt(void);
[7f1c620]65extern void asm_delay_loop(uint32_t t);
66extern void userspace_asm(uintptr_t ustack, uintptr_t uspace_uarg,
67 uintptr_t entry);
[9c0a9b3]68
[9a5b556]69extern ipl_t interrupts_disable(void);
70extern ipl_t interrupts_enable(void);
71extern void interrupts_restore(ipl_t ipl);
72extern ipl_t interrupts_read(void);
73
[f761f1eb]74#endif
[b45c443]75
[2f40fe4]76/** @}
[b45c443]77 */
Note: See TracBrowser for help on using the repository browser.