source: mainline/kernel/arch/mips32/include/arch/asm.h@ bea6233

ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since bea6233 was bea6233, checked in by Jiří Zárevúcky <zarevucky.jiri@…>, 3 years ago

Replace cpu_sleep() with cpu_interruptible_sleep()

The new function combines interrupt reenabling with sleep,
so that a platform can implement this sequence atomically.
This is currently done only on ia32 and amd64.

  • Property mode set to 100644
File size: 2.9 KB
Line 
1/*
2 * Copyright (c) 2003-2004 Jakub Jermar
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29/** @addtogroup kernel_mips32
30 * @{
31 */
32/** @file
33 */
34
35#ifndef KERN_mips32_ASM_H_
36#define KERN_mips32_ASM_H_
37
38#include <typedefs.h>
39#include <config.h>
40#include <trace.h>
41
42_NO_TRACE static inline void cpu_sleep(void)
43{
44 asm volatile ("wait");
45}
46
47_NO_TRACE static inline void cpu_spin_hint(void)
48{
49}
50
51_NO_TRACE static inline void pio_write_8(ioport8_t *port, uint8_t v)
52{
53 *port = v;
54}
55
56_NO_TRACE static inline void pio_write_16(ioport16_t *port, uint16_t v)
57{
58 *port = v;
59}
60
61_NO_TRACE static inline void pio_write_32(ioport32_t *port, uint32_t v)
62{
63 *port = v;
64}
65
66_NO_TRACE static inline uint8_t pio_read_8(ioport8_t *port)
67{
68 return *port;
69}
70
71_NO_TRACE static inline uint16_t pio_read_16(ioport16_t *port)
72{
73 return *port;
74}
75
76_NO_TRACE static inline uint32_t pio_read_32(ioport32_t *port)
77{
78 return *port;
79}
80
81extern void cpu_halt(void) __attribute__((noreturn));
82extern void asm_delay_loop(uint32_t);
83extern void userspace_asm(uintptr_t, uintptr_t, uintptr_t);
84
85extern ipl_t interrupts_disable(void);
86extern ipl_t interrupts_enable(void);
87extern void interrupts_restore(ipl_t);
88extern ipl_t interrupts_read(void);
89extern bool interrupts_disabled(void);
90
91/** Enables interrupts and blocks until an interrupt arrives,
92 * atomically if possible on target architecture.
93 * Disables interrupts again before returning to caller.
94 */
95_NO_TRACE static inline void cpu_interruptible_sleep(void)
96{
97 // FIXME: do this atomically
98 interrupts_enable();
99 cpu_sleep();
100 interrupts_disable();
101}
102
103#endif
104
105/** @}
106 */
Note: See TracBrowser for help on using the repository browser.