[b0bf501] | 1 | /*
|
---|
[df4ed85] | 2 | * Copyright (c) 2005 Jakub Jermar
|
---|
[b0bf501] | 3 | * All rights reserved.
|
---|
| 4 | *
|
---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
---|
| 6 | * modification, are permitted provided that the following conditions
|
---|
| 7 | * are met:
|
---|
| 8 | *
|
---|
| 9 | * - Redistributions of source code must retain the above copyright
|
---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | * documentation and/or other materials provided with the distribution.
|
---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
---|
| 15 | * derived from this software without specific prior written permission.
|
---|
| 16 | *
|
---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | */
|
---|
| 28 |
|
---|
[e86a849a] | 29 | /** @addtogroup ia64
|
---|
[b45c443] | 30 | * @{
|
---|
| 31 | */
|
---|
| 32 | /** @file
|
---|
| 33 | */
|
---|
| 34 |
|
---|
[06e1e95] | 35 | #ifndef KERN_ia64_ATOMIC_H_
|
---|
| 36 | #define KERN_ia64_ATOMIC_H_
|
---|
[b0bf501] | 37 |
|
---|
[7a0359b] | 38 | #include <trace.h>
|
---|
| 39 |
|
---|
| 40 | NO_TRACE static inline atomic_count_t test_and_set(atomic_t *val)
|
---|
[7038f55] | 41 | {
|
---|
[228666c] | 42 | atomic_count_t v;
|
---|
| 43 |
|
---|
[59e4864] | 44 | asm volatile (
|
---|
[e86a849a] | 45 | "movl %[v] = 0x1;;\n"
|
---|
| 46 | "xchg8 %[v] = %[count], %[v];;\n"
|
---|
| 47 | : [v] "=r" (v),
|
---|
| 48 | [count] "+m" (val->count)
|
---|
[59e4864] | 49 | );
|
---|
| 50 |
|
---|
| 51 | return v;
|
---|
| 52 | }
|
---|
| 53 |
|
---|
[7a0359b] | 54 | NO_TRACE static inline void atomic_lock_arch(atomic_t *val)
|
---|
[7038f55] | 55 | {
|
---|
| 56 | do {
|
---|
[228666c] | 57 | while (val->count);
|
---|
[7038f55] | 58 | } while (test_and_set(val));
|
---|
| 59 | }
|
---|
[59e4864] | 60 |
|
---|
[7a0359b] | 61 | NO_TRACE static inline void atomic_inc(atomic_t *val)
|
---|
[8b4d6cb] | 62 | {
|
---|
[228666c] | 63 | atomic_count_t v;
|
---|
[e86a849a] | 64 |
|
---|
| 65 | asm volatile (
|
---|
| 66 | "fetchadd8.rel %[v] = %[count], 1\n"
|
---|
| 67 | : [v] "=r" (v),
|
---|
| 68 | [count] "+m" (val->count)
|
---|
| 69 | );
|
---|
[8b4d6cb] | 70 | }
|
---|
| 71 |
|
---|
[7a0359b] | 72 | NO_TRACE static inline void atomic_dec(atomic_t *val)
|
---|
[8b4d6cb] | 73 | {
|
---|
[228666c] | 74 | atomic_count_t v;
|
---|
[e86a849a] | 75 |
|
---|
| 76 | asm volatile (
|
---|
| 77 | "fetchadd8.rel %[v] = %[count], -1\n"
|
---|
| 78 | : [v] "=r" (v),
|
---|
| 79 | [count] "+m" (val->count)
|
---|
| 80 | );
|
---|
[8b4d6cb] | 81 | }
|
---|
[73a4bab] | 82 |
|
---|
[7a0359b] | 83 | NO_TRACE static inline atomic_count_t atomic_preinc(atomic_t *val)
|
---|
[8b4d6cb] | 84 | {
|
---|
[228666c] | 85 | atomic_count_t v;
|
---|
[e86a849a] | 86 |
|
---|
| 87 | asm volatile (
|
---|
| 88 | "fetchadd8.rel %[v] = %[count], 1\n"
|
---|
| 89 | : [v] "=r" (v),
|
---|
| 90 | [count] "+m" (val->count)
|
---|
| 91 | );
|
---|
| 92 |
|
---|
| 93 | return (v + 1);
|
---|
[8b4d6cb] | 94 | }
|
---|
[73a4bab] | 95 |
|
---|
[7a0359b] | 96 | NO_TRACE static inline atomic_count_t atomic_predec(atomic_t *val)
|
---|
[8b4d6cb] | 97 | {
|
---|
[228666c] | 98 | atomic_count_t v;
|
---|
[e86a849a] | 99 |
|
---|
| 100 | asm volatile (
|
---|
| 101 | "fetchadd8.rel %[v] = %[count], -1\n"
|
---|
| 102 | : [v] "=r" (v),
|
---|
| 103 | [count] "+m" (val->count)
|
---|
| 104 | );
|
---|
| 105 |
|
---|
| 106 | return (v - 1);
|
---|
[8b4d6cb] | 107 | }
|
---|
| 108 |
|
---|
[7a0359b] | 109 | NO_TRACE static inline atomic_count_t atomic_postinc(atomic_t *val)
|
---|
[8b4d6cb] | 110 | {
|
---|
[228666c] | 111 | atomic_count_t v;
|
---|
[e86a849a] | 112 |
|
---|
| 113 | asm volatile (
|
---|
| 114 | "fetchadd8.rel %[v] = %[count], 1\n"
|
---|
| 115 | : [v] "=r" (v),
|
---|
| 116 | [count] "+m" (val->count)
|
---|
| 117 | );
|
---|
| 118 |
|
---|
| 119 | return v;
|
---|
[8b4d6cb] | 120 | }
|
---|
| 121 |
|
---|
[7a0359b] | 122 | NO_TRACE static inline atomic_count_t atomic_postdec(atomic_t *val)
|
---|
[8b4d6cb] | 123 | {
|
---|
[228666c] | 124 | atomic_count_t v;
|
---|
[e86a849a] | 125 |
|
---|
| 126 | asm volatile (
|
---|
| 127 | "fetchadd8.rel %[v] = %[count], -1\n"
|
---|
| 128 | : [v] "=r" (v),
|
---|
| 129 | [count] "+m" (val->count)
|
---|
| 130 | );
|
---|
| 131 |
|
---|
| 132 | return v;
|
---|
[8b4d6cb] | 133 | }
|
---|
[59e07c91] | 134 |
|
---|
[b0bf501] | 135 | #endif
|
---|
[b45c443] | 136 |
|
---|
[06e1e95] | 137 | /** @}
|
---|
[b45c443] | 138 | */
|
---|