| 1 | /*
|
|---|
| 2 | * Copyright (c) 2005 Jakub Jermar
|
|---|
| 3 | * All rights reserved.
|
|---|
| 4 | *
|
|---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
|---|
| 6 | * modification, are permitted provided that the following conditions
|
|---|
| 7 | * are met:
|
|---|
| 8 | *
|
|---|
| 9 | * - Redistributions of source code must retain the above copyright
|
|---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
|---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
|---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
|---|
| 13 | * documentation and/or other materials provided with the distribution.
|
|---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
|---|
| 15 | * derived from this software without specific prior written permission.
|
|---|
| 16 | *
|
|---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | /** @addtogroup arm32
|
|---|
| 30 | * @{
|
|---|
| 31 | */
|
|---|
| 32 | /** @file
|
|---|
| 33 | * @brief Memory barriers.
|
|---|
| 34 | */
|
|---|
| 35 |
|
|---|
| 36 | #ifndef KERN_arm32_BARRIER_H_
|
|---|
| 37 | #define KERN_arm32_BARRIER_H_
|
|---|
| 38 |
|
|---|
| 39 | /*
|
|---|
| 40 | * TODO: implement true ARM memory barriers for macros below.
|
|---|
| 41 | * ARMv6 introduced user access of the following commands:
|
|---|
| 42 | * • Prefetch flush
|
|---|
| 43 | * • Data synchronization barrier
|
|---|
| 44 | * • Data memory barrier
|
|---|
| 45 | * • Clean and prefetch range operations.
|
|---|
| 46 | * ARM Architecture Reference Manual version I ch. B.3.2.1 p. B3-4
|
|---|
| 47 | */
|
|---|
| 48 | #define CS_ENTER_BARRIER() asm volatile ("" ::: "memory")
|
|---|
| 49 | #define CS_LEAVE_BARRIER() asm volatile ("" ::: "memory")
|
|---|
| 50 |
|
|---|
| 51 | #if defined PROCESSOR_ARCH_armv7_a
|
|---|
| 52 | /* ARMv7 uses instructions for memory barriers see ARM Architecture reference
|
|---|
| 53 | * manual for details:
|
|---|
| 54 | * DMB: ch. A8.8.43 page A8-376
|
|---|
| 55 | * DSB: ch. A8.8.44 page A8-378
|
|---|
| 56 | * See ch. A3.8.3 page A3-148 for details about memory barrier implementation
|
|---|
| 57 | * and functionality on armv7 architecture.
|
|---|
| 58 | */
|
|---|
| 59 | #define memory_barrier() asm volatile ("dmb" ::: "memory")
|
|---|
| 60 | #define read_barrier() asm volatile ("dsb" ::: "memory")
|
|---|
| 61 | #define write_barrier() asm volatile ("dsb st" ::: "memory")
|
|---|
| 62 | #else
|
|---|
| 63 | #define memory_barrier() asm volatile ("" ::: "memory")
|
|---|
| 64 | #define read_barrier() asm volatile ("" ::: "memory")
|
|---|
| 65 | #define write_barrier() asm volatile ("" ::: "memory")
|
|---|
| 66 | #endif
|
|---|
| 67 | /*
|
|---|
| 68 | * There are multiple ways ICache can be implemented on ARM machines. Namely
|
|---|
| 69 | * PIPT, VIPT, and ASID and VMID tagged VIVT (see ARM Architecture Reference
|
|---|
| 70 | * Manual B3.11.2 (p. 1383). However, CortexA8 Manual states: "For maximum
|
|---|
| 71 | * compatibility across processors, ARM recommends that operating systems target
|
|---|
| 72 | * the ARMv7 base architecture that uses ASID-tagged VIVT instruction caches,
|
|---|
| 73 | * and do not assume the presence of the IVIPT extension. Software that relies
|
|---|
| 74 | * on the IVIPT extension might fail in an unpredictable way on an ARMv7
|
|---|
| 75 | * implementation that does not include the IVIPT extension." (7.2.6 p. 245).
|
|---|
| 76 | * Only PIPT invalidates cache for all VA aliases if one block is invalidated.
|
|---|
| 77 | *
|
|---|
| 78 | * @note: Supporting ASID and VMID tagged VIVT may need to add ICache
|
|---|
| 79 | * maintenance to other places than just smc.
|
|---|
| 80 | */
|
|---|
| 81 |
|
|---|
| 82 | #ifdef PROCESSOR_ARCH_armv7_a
|
|---|
| 83 | #define smc_coherence(a) asm volatile ( "isb" ::: "memory")
|
|---|
| 84 | #define smc_coherence_block(a, l) smc_coherence(a)
|
|---|
| 85 | #else
|
|---|
| 86 | /* Available on all supported arms,
|
|---|
| 87 | * invalidates entire ICache so the written value does not matter. */
|
|---|
| 88 | //TODO might be PL1 only on armv5 -
|
|---|
| 89 | #define smc_coherence(a) asm volatile ( "mcr p15, 0, r0, c7, c5, 0")
|
|---|
| 90 | #define smc_coherence_block(a, l) smc_coherence(a)
|
|---|
| 91 | #endif
|
|---|
| 92 |
|
|---|
| 93 |
|
|---|
| 94 | #endif
|
|---|
| 95 |
|
|---|
| 96 | /** @}
|
|---|
| 97 | */
|
|---|
