| 1 | /*
|
|---|
| 2 | * Copyright (c) 2013 Jan Vesely
|
|---|
| 3 | * All rights reserved.
|
|---|
| 4 | *
|
|---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
|---|
| 6 | * modification, are permitted provided that the following conditions
|
|---|
| 7 | * are met:
|
|---|
| 8 | *
|
|---|
| 9 | * - Redistributions of source code must retain the above copyright
|
|---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
|---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
|---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
|---|
| 13 | * documentation and/or other materials provided with the distribution.
|
|---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
|---|
| 15 | * derived from this software without specific prior written permission.
|
|---|
| 16 | *
|
|---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | /** @addtogroup arm32
|
|---|
| 30 | * @{
|
|---|
| 31 | */
|
|---|
| 32 | /** @file
|
|---|
| 33 | * @brief System Control Coprocessor (CP15)
|
|---|
| 34 | */
|
|---|
| 35 |
|
|---|
| 36 | #ifndef KERN_arm32_CP15_H_
|
|---|
| 37 | #define KERN_arm32_CP15_H_
|
|---|
| 38 |
|
|---|
| 39 |
|
|---|
| 40 | /** See ARM Architecture reference manual ch. B3.17.1 page B3-1456
|
|---|
| 41 | * for the list */
|
|---|
| 42 |
|
|---|
| 43 | #define CONTROL_REG_GEN_READ(name, crn, opc1, crm, opc2) \
|
|---|
| 44 | static inline uint32_t name##_read() \
|
|---|
| 45 | { \
|
|---|
| 46 | uint32_t val; \
|
|---|
| 47 | asm volatile ( "mrc p15, "#opc1", %0, "#crn", "#crm", "#opc2"\n" : "=r" (val) ); \
|
|---|
| 48 | return val; \
|
|---|
| 49 | }
|
|---|
| 50 | #define CONTROL_REG_GEN_WRITE(name, crn, opc1, crm, opc2) \
|
|---|
| 51 | static inline void name##_write(uint32_t val) \
|
|---|
| 52 | { \
|
|---|
| 53 | asm volatile ( "mcr p15, "#opc1", %0, "#crn", "#crm", "#opc2"\n" :: "r" (val) ); \
|
|---|
| 54 | }
|
|---|
| 55 |
|
|---|
| 56 | /* Identification registers */
|
|---|
| 57 | enum {
|
|---|
| 58 | MIDR_IMPLEMENTER_MASK = 0xff,
|
|---|
| 59 | MIDR_IMPLEMENTER_SHIFT = 24,
|
|---|
| 60 | MIDR_VARIANT_MASK = 0xf,
|
|---|
| 61 | MIDR_VARIANT_SHIFT = 20,
|
|---|
| 62 | MIDR_ARCHITECTURE_MASK = 0xf,
|
|---|
| 63 | MIDR_ARCHITECTURE_SHIFT = 16,
|
|---|
| 64 | MIDR_PART_NUMBER_MASK = 0xfff,
|
|---|
| 65 | MIDR_PART_NUMBER_SHIFT = 4,
|
|---|
| 66 | MIDR_REVISION_MASK = 0xf,
|
|---|
| 67 | MIDR_REVISION_SHIFT = 0,
|
|---|
| 68 | };
|
|---|
| 69 | CONTROL_REG_GEN_READ(MIDR, c0, 0, c0, 0);
|
|---|
| 70 |
|
|---|
| 71 | enum {
|
|---|
| 72 | CTR_FORMAT_MASK = 0xe0000000,
|
|---|
| 73 | CTR_FORMAT_ARMv7 = 0x80000000,
|
|---|
| 74 | CTR_FORMAT_ARMv6 = 0x00000000,
|
|---|
| 75 | /* ARMv7 format */
|
|---|
| 76 | CTR_CWG_MASK = 0xf,
|
|---|
| 77 | CTR_CWG_SHIFT = 24,
|
|---|
| 78 | CTR_ERG_MASK = 0xf,
|
|---|
| 79 | CTR_ERG_SHIFT = 20,
|
|---|
| 80 | CTR_D_MIN_LINE_MASK = 0xf,
|
|---|
| 81 | CTR_D_MIN_LINE_SHIFT = 16,
|
|---|
| 82 | CTR_I_MIN_LINE_MASK = 0xf,
|
|---|
| 83 | CTR_I_MIN_LINE_SHIFT = 0,
|
|---|
| 84 | CTR_L1I_POLICY_MASK = 0x0000c000,
|
|---|
| 85 | CTR_L1I_POLICY_AIVIVT = 0x00004000,
|
|---|
| 86 | CTR_L1I_POLICY_VIPT = 0x00008000,
|
|---|
| 87 | CTR_L1I_POLICY_PIPT = 0x0000c000,
|
|---|
| 88 | /* ARMv6 format */
|
|---|
| 89 | CTR_CTYPE_MASK = 0x1e000000,
|
|---|
| 90 | CTR_CTYPE_WT = 0x00000000,
|
|---|
| 91 | CTR_CTYPE_WB_NL = 0x04000000,
|
|---|
| 92 | CTR_CTYPE_WB_D = 0x0a000000,
|
|---|
| 93 | CTR_CTYPE_WB_A = 0x0c000000, /**< ARMv5- only */
|
|---|
| 94 | CTR_CTYPE_WB_B = 0x0e000000, /**< ARMv5- only */
|
|---|
| 95 | CTR_CTYPE_WB_C = 0x1c000000,
|
|---|
| 96 | CTR_SEP_FLAG = 1 << 24,
|
|---|
| 97 | CTR_DCACHE_P_FLAG = 1 << 23,
|
|---|
| 98 | CTR_DCACHE_SIZE_MASK = 0xf,
|
|---|
| 99 | CTR_DCACHE_SIZE_SHIFT = 18,
|
|---|
| 100 | CTR_DCACHE_ASSOC_MASK = 0x7,
|
|---|
| 101 | CTR_DCACHE_ASSOC_SHIFT = 15,
|
|---|
| 102 | CTR_DCACHE_M_FLAG = 1 << 14,
|
|---|
| 103 | CTR_DCACHE_LEN_MASK = 0x3,
|
|---|
| 104 | CTR_DCACHE_LEN_SHIFT = 0,
|
|---|
| 105 | CTR_ICACHE_P_FLAG = 1 << 11,
|
|---|
| 106 | CTR_ICACHE_SIZE_MASK = 0xf,
|
|---|
| 107 | CTR_ICACHE_SIZE_SHIFT = 6,
|
|---|
| 108 | CTR_ICACHE_ASSOC_MASK = 0x7,
|
|---|
| 109 | CTR_ICACHE_ASSOC_SHIFT = 3,
|
|---|
| 110 | CTR_ICACHE_M_FLAG = 1 << 2,
|
|---|
| 111 | CTR_ICACHE_LEN_MASK = 0x3,
|
|---|
| 112 | CTR_ICACHE_LEN_SHIFT = 0,
|
|---|
| 113 | };
|
|---|
| 114 | CONTROL_REG_GEN_READ(CTR, c0, 0, c0, 1);
|
|---|
| 115 | CONTROL_REG_GEN_READ(TCMR, c0, 0, c0, 2);
|
|---|
| 116 | CONTROL_REG_GEN_READ(TLBTR, c0, 0, c0, 3);
|
|---|
| 117 | CONTROL_REG_GEN_READ(MPIDR, c0, 0, c0, 5);
|
|---|
| 118 | CONTROL_REG_GEN_READ(REVIDR, c0, 0, c0, 6);
|
|---|
| 119 |
|
|---|
| 120 | enum {
|
|---|
| 121 | ID_PFR0_THUMBEE_MASK = 0xf << 12,
|
|---|
| 122 | ID_PFR0_THUMBEE = 0x1 << 12,
|
|---|
| 123 | ID_PFR0_JAZELLE_MASK = 0xf << 8,
|
|---|
| 124 | ID_PFR0_JAZELLE = 0x1 << 8,
|
|---|
| 125 | ID_PFR0_JAZELLE_CV_CLEAR = 0x2 << 8,
|
|---|
| 126 | ID_PFR0_THUMB_MASK = 0xf << 4,
|
|---|
| 127 | ID_PFR0_THUMB = 0x1 << 4,
|
|---|
| 128 | ID_PFR0_THUMB2 = 0x3 << 4,
|
|---|
| 129 | ID_PFR0_ARM_MASK = 0xf << 0,
|
|---|
| 130 | ID_PFR0_ARM = 0x1 << 0,
|
|---|
| 131 | };
|
|---|
| 132 | CONTROL_REG_GEN_READ(ID_PFR0, c0, 0, c1, 0);
|
|---|
| 133 |
|
|---|
| 134 | enum {
|
|---|
| 135 | ID_PFR1_GEN_TIMER_EXT_MASK = 0xf << 16,
|
|---|
| 136 | ID_PFR1_GEN_TIMER_EXT = 0x1 << 16,
|
|---|
| 137 | ID_PFR1_VIRT_EXT_MASK = 0xf << 12,
|
|---|
| 138 | ID_PFR1_VIRT_EXT = 0x1 << 12,
|
|---|
| 139 | ID_PFR1_M_PROF_MASK = 0xf << 8,
|
|---|
| 140 | ID_PFR1_M_PROF_MODEL = 0x2 << 8,
|
|---|
| 141 | ID_PFR1_SEC_EXT_MASK = 0xf << 4,
|
|---|
| 142 | ID_PFR1_SEC_EXT = 0x1 << 4,
|
|---|
| 143 | ID_PFR1_SEC_EXT_RFR = 0x2 << 4,
|
|---|
| 144 | ID_PFR1_ARMV4_MODEL_MASK = 0xf << 0,
|
|---|
| 145 | ID_PFR1_ARMV4_MODEL = 0x1 << 0,
|
|---|
| 146 | };
|
|---|
| 147 | CONTROL_REG_GEN_READ(ID_PFR1, c0, 0, c1, 1);
|
|---|
| 148 | CONTROL_REG_GEN_READ(ID_DFR0, c0, 0, c1, 2);
|
|---|
| 149 | CONTROL_REG_GEN_READ(ID_AFR0, c0, 0, c1, 3);
|
|---|
| 150 | CONTROL_REG_GEN_READ(ID_MMFR0, c0, 0, c1, 4);
|
|---|
| 151 | CONTROL_REG_GEN_READ(ID_MMFR1, c0, 0, c1, 5);
|
|---|
| 152 | CONTROL_REG_GEN_READ(ID_MMFR2, c0, 0, c1, 6);
|
|---|
| 153 | CONTROL_REG_GEN_READ(ID_MMFR3, c0, 0, c1, 7);
|
|---|
| 154 |
|
|---|
| 155 | CONTROL_REG_GEN_READ(ID_ISAR0, c0, 0, c2, 0);
|
|---|
| 156 | CONTROL_REG_GEN_READ(ID_ISAR1, c0, 0, c2, 1);
|
|---|
| 157 | CONTROL_REG_GEN_READ(ID_ISAR2, c0, 0, c2, 2);
|
|---|
| 158 | CONTROL_REG_GEN_READ(ID_ISAR3, c0, 0, c2, 3);
|
|---|
| 159 | CONTROL_REG_GEN_READ(ID_ISAR4, c0, 0, c2, 4);
|
|---|
| 160 | CONTROL_REG_GEN_READ(ID_ISAR5, c0, 0, c2, 5);
|
|---|
| 161 |
|
|---|
| 162 | enum {
|
|---|
| 163 | CCSIDR_WT_FLAG = 1 << 31,
|
|---|
| 164 | CCSIDR_WB_FLAG = 1 << 30,
|
|---|
| 165 | CCSIDR_RA_FLAG = 1 << 29,
|
|---|
| 166 | CCSIDR_WA_FLAG = 1 << 28,
|
|---|
| 167 | CCSIDR_NUMSETS_MASK = 0x7fff,
|
|---|
| 168 | CCSIDR_NUMSETS_SHIFT = 13,
|
|---|
| 169 | CCSIDR_ASSOC_MASK = 0x3ff,
|
|---|
| 170 | CCSIDR_ASSOC_SHIFT = 3,
|
|---|
| 171 | CCSIDR_LINESIZE_MASK = 0x7,
|
|---|
| 172 | CCSIDR_LINESIZE_SHIFT = 0,
|
|---|
| 173 | #define CCSIDR_SETS(val) \
|
|---|
| 174 | (((val >> CCSIDR_NUMSETS_SHIFT) & CCSIDR_NUMSETS_MASK) + 1)
|
|---|
| 175 | #define CCSIDR_WAYS(val) \
|
|---|
| 176 | (((val >> CCSIDR_ASSOC_SHIFT) & CCSIDR_ASSOC_MASK) + 1)
|
|---|
| 177 | /* The register value is log(linesize_in_words) - 2 */
|
|---|
| 178 | #define CCSIDR_LINESIZE_LOG(val) \
|
|---|
| 179 | (((val >> CCSIDR_LINESIZE_SHIFT) & CCSIDR_LINESIZE_MASK) + 2 + 2)
|
|---|
| 180 | };
|
|---|
| 181 | CONTROL_REG_GEN_READ(CCSIDR, c0, 1, c0, 0);
|
|---|
| 182 |
|
|---|
| 183 | enum {
|
|---|
| 184 | CLIDR_LOUU_MASK = 0x7,
|
|---|
| 185 | CLIDR_LOUU_SHIFT = 27,
|
|---|
| 186 | CLIDR_LOC_MASK = 0x7,
|
|---|
| 187 | CLIDR_LOC_SHIFT = 24,
|
|---|
| 188 | CLIDR_LOUIS_MASK = 0x7,
|
|---|
| 189 | CLIDR_LOUIS_SHIFT = 21,
|
|---|
| 190 | CLIDR_NOCACHE = 0x0,
|
|---|
| 191 | CLIDR_ICACHE_ONLY = 0x1,
|
|---|
| 192 | CLIDR_DCACHE_ONLY = 0x2,
|
|---|
| 193 | CLIDR_SEP_CACHE = 0x3,
|
|---|
| 194 | CLIDR_UNI_CACHE = 0x4,
|
|---|
| 195 | CLIDR_CACHE_MASK = 0x7,
|
|---|
| 196 | /** levels counted from 0 */
|
|---|
| 197 | #define CLIDR_CACHE(level, val) ((val >> (level * 3)) & CLIDR_CACHE_MASK)
|
|---|
| 198 | };
|
|---|
| 199 | CONTROL_REG_GEN_READ(CLIDR, c0, 1, c0, 1);
|
|---|
| 200 | CONTROL_REG_GEN_READ(AIDR, c0, 1, c0, 7); /* Implementation defined or MIDR */
|
|---|
| 201 |
|
|---|
| 202 | enum {
|
|---|
| 203 | CCSELR_LEVEL_MASK = 0x7,
|
|---|
| 204 | CCSELR_LEVEL_SHIFT = 1,
|
|---|
| 205 | CCSELR_INSTRUCTION_FLAG = 1 << 0,
|
|---|
| 206 | };
|
|---|
| 207 | CONTROL_REG_GEN_READ(CSSELR, c0, 2, c0, 0);
|
|---|
| 208 | CONTROL_REG_GEN_WRITE(CSSELR, c0, 2, c0, 0);
|
|---|
| 209 | CONTROL_REG_GEN_READ(VPIDR, c0, 4, c0, 0);
|
|---|
| 210 | CONTROL_REG_GEN_WRITE(VPIDR, c0, 4, c0, 0);
|
|---|
| 211 | CONTROL_REG_GEN_READ(VMPIDR, c0, 4, c0, 5);
|
|---|
| 212 | CONTROL_REG_GEN_WRITE(VMPIDR, c0, 4, c0, 5);
|
|---|
| 213 |
|
|---|
| 214 | /* System control registers */
|
|---|
| 215 | /* COntrol register bit values see ch. B4.1.130 of ARM Architecture Reference
|
|---|
| 216 | * Manual ARMv7-A and ARMv7-R edition, page 1687 */
|
|---|
| 217 | enum {
|
|---|
| 218 | SCTLR_MMU_EN_FLAG = 1 << 0,
|
|---|
| 219 | SCTLR_ALIGN_CHECK_EN_FLAG = 1 << 1, /* Allow alignemnt check */
|
|---|
| 220 | SCTLR_CACHE_EN_FLAG = 1 << 2,
|
|---|
| 221 | SCTLR_CP15_BARRIER_EN_FLAG = 1 << 5,
|
|---|
| 222 | SCTLR_B_EN_FLAG = 1 << 7, /* ARMv6-, big endian switch */
|
|---|
| 223 | SCTLR_SWAP_EN_FLAG = 1 << 10,
|
|---|
| 224 | SCTLR_BRANCH_PREDICT_EN_FLAG = 1 << 11,
|
|---|
| 225 | SCTLR_INST_CACHE_EN_FLAG = 1 << 12,
|
|---|
| 226 | SCTLR_HIGH_VECTORS_EN_FLAG = 1 << 13,
|
|---|
| 227 | SCTLR_ROUND_ROBIN_EN_FLAG = 1 << 14,
|
|---|
| 228 | SCTLR_HW_ACCESS_FLAG_EN_FLAG = 1 << 17,
|
|---|
| 229 | SCTLR_WRITE_XN_EN_FLAG = 1 << 19, /* Only if virt. supported */
|
|---|
| 230 | SCTLR_USPCE_WRITE_XN_EN_FLAG = 1 << 20, /* Only if virt. supported */
|
|---|
| 231 | SCTLR_FAST_IRQ_EN_FLAG = 1 << 21, /* Disable impl. specific feat*/
|
|---|
| 232 | SCTLR_UNALIGNED_EN_FLAG = 1 << 22, /* Must be 1 on armv7 */
|
|---|
| 233 | SCTLR_IRQ_VECTORS_EN_FLAG = 1 << 24,
|
|---|
| 234 | SCTLR_BIG_ENDIAN_EXC_FLAG = 1 << 25,
|
|---|
| 235 | SCTLR_NMFI_EN_FLAG = 1 << 27,
|
|---|
| 236 | SCTLR_TEX_REMAP_EN_FLAG = 1 << 28,
|
|---|
| 237 | SCTLR_ACCESS_FLAG_EN_FLAG = 1 << 29,
|
|---|
| 238 | SCTLR_THUMB_EXC_EN_FLAG = 1 << 30,
|
|---|
| 239 | };
|
|---|
| 240 | CONTROL_REG_GEN_READ(SCTLR, c1, 0, c0, 0);
|
|---|
| 241 | CONTROL_REG_GEN_WRITE(SCTLR, c1, 0, c0, 0);
|
|---|
| 242 | CONTROL_REG_GEN_READ(ACTLR, c1, 0, c0, 1);
|
|---|
| 243 | CONTROL_REG_GEN_WRITE(ACTLR, c1, 0, c0, 1);
|
|---|
| 244 |
|
|---|
| 245 | enum {
|
|---|
| 246 | CPACR_ASEDIS_FLAG = 1 << 31,
|
|---|
| 247 | CPACR_D32DIS_FLAG = 1 << 30,
|
|---|
| 248 | CPACR_TRCDIS_FLAG = 1 << 28,
|
|---|
| 249 | #define CPACR_CP_MASK(cp) (0x3 << (cp * 2))
|
|---|
| 250 | #define CPACR_CP_NO_ACCESS(cp) (0x0 << (cp * 2))
|
|---|
| 251 | #define CPACR_CP_PL1_ACCESS(cp) (0x1 << (cp * 2))
|
|---|
| 252 | #define CPACR_CP_FULL_ACCESS(cp) (0x3 << (cp * 2))
|
|---|
| 253 | };
|
|---|
| 254 | CONTROL_REG_GEN_READ(CPACR, c1, 0, c0, 2);
|
|---|
| 255 | CONTROL_REG_GEN_WRITE(CPACR, c1, 0, c0, 2);
|
|---|
| 256 |
|
|---|
| 257 | /* Implemented as part of Security extensions */
|
|---|
| 258 | enum {
|
|---|
| 259 | SCR_SIF_FLAG = 1 << 9,
|
|---|
| 260 | SCR_HCE_FLAG = 1 << 8,
|
|---|
| 261 | SCR_SCD_FLAG = 1 << 7,
|
|---|
| 262 | SCR_nET_FLAG = 1 << 6,
|
|---|
| 263 | SCR_AW_FLAG = 1 << 5,
|
|---|
| 264 | SCR_FW_FLAG = 1 << 4,
|
|---|
| 265 | SCR_EA_FLAG = 1 << 3,
|
|---|
| 266 | SCR_FIQ_FLAG = 1 << 2,
|
|---|
| 267 | SCR_IRQ_FLAG = 1 << 1,
|
|---|
| 268 | SCR_NS_FLAG = 1 << 0,
|
|---|
| 269 | };
|
|---|
| 270 | CONTROL_REG_GEN_READ(SCR, c1, 0, c1, 0);
|
|---|
| 271 | CONTROL_REG_GEN_WRITE(SCR, c1, 0, c1, 0);
|
|---|
| 272 | CONTROL_REG_GEN_READ(SDER, c1, 0, c1, 1);
|
|---|
| 273 | CONTROL_REG_GEN_WRITE(SDER, c1, 0, c1, 1);
|
|---|
| 274 |
|
|---|
| 275 | enum {
|
|---|
| 276 | NSACR_NSTRCDIS_FLAG = 1 << 20,
|
|---|
| 277 | NSACR_RFR_FLAG = 1 << 19,
|
|---|
| 278 | NSACR_NSASEDIS = 1 << 15,
|
|---|
| 279 | NSACR_NSD32DIS = 1 << 14,
|
|---|
| 280 | #define NSACR_CP_FLAG(cp) (1 << cp)
|
|---|
| 281 | };
|
|---|
| 282 | CONTROL_REG_GEN_READ(NSACR, c1, 0, c1, 2);
|
|---|
| 283 | CONTROL_REG_GEN_WRITE(NSACR, c1, 0, c1, 2);
|
|---|
| 284 |
|
|---|
| 285 | /* Implemented as part of Virtualization extensions */
|
|---|
| 286 | CONTROL_REG_GEN_READ(HSCTLR, c1, 4, c0, 0);
|
|---|
| 287 | CONTROL_REG_GEN_WRITE(HSCTLR, c1, 4, c0, 0);
|
|---|
| 288 | CONTROL_REG_GEN_READ(HACTLR, c1, 4, c0, 1);
|
|---|
| 289 | CONTROL_REG_GEN_WRITE(HACTLR, c1, 4, c0, 1);
|
|---|
| 290 |
|
|---|
| 291 | CONTROL_REG_GEN_READ(HCR, c1, 4, c1, 0);
|
|---|
| 292 | CONTROL_REG_GEN_WRITE(HCR, c1, 4, c1, 0);
|
|---|
| 293 | CONTROL_REG_GEN_READ(HDCR, c1, 4, c1, 1);
|
|---|
| 294 | CONTROL_REG_GEN_WRITE(HDCR, c1, 4, c1, 1);
|
|---|
| 295 | CONTROL_REG_GEN_READ(HCPTR, c1, 4, c1, 2);
|
|---|
| 296 | CONTROL_REG_GEN_WRITE(HCPTR, c1, 4, c1, 2);
|
|---|
| 297 | CONTROL_REG_GEN_READ(HSTR, c1, 4, c1, 3);
|
|---|
| 298 | CONTROL_REG_GEN_WRITE(HSTR, c1, 4, c1, 3);
|
|---|
| 299 | CONTROL_REG_GEN_READ(HACR, c1, 4, c1, 7);
|
|---|
| 300 | CONTROL_REG_GEN_WRITE(HACR, c1, 4, c1, 7);
|
|---|
| 301 |
|
|---|
| 302 | /* Memory protection and control registers */
|
|---|
| 303 | CONTROL_REG_GEN_READ(TTBR0, c2, 0, c0, 0);
|
|---|
| 304 | CONTROL_REG_GEN_WRITE(TTBR0, c2, 0, c0, 0);
|
|---|
| 305 | CONTROL_REG_GEN_READ(TTBR1, c2, 0, c0, 1);
|
|---|
| 306 | CONTROL_REG_GEN_WRITE(TTBR1, c2, 0, c0, 1);
|
|---|
| 307 | CONTROL_REG_GEN_READ(TTBCR, c2, 0, c0, 2);
|
|---|
| 308 | CONTROL_REG_GEN_WRITE(TTBCR, c2, 0, c0, 2);
|
|---|
| 309 |
|
|---|
| 310 | CONTROL_REG_GEN_READ(HTCR, c2, 4, c0, 2);
|
|---|
| 311 | CONTROL_REG_GEN_WRITE(HTCR, c2, 4, c0, 2);
|
|---|
| 312 | CONTROL_REG_GEN_READ(VTCR, c2, 4, c1, 2);
|
|---|
| 313 | CONTROL_REG_GEN_WRITE(VTCR, c2, 4, c1, 2);
|
|---|
| 314 |
|
|---|
| 315 | /* PAE */
|
|---|
| 316 | CONTROL_REG_GEN_READ(TTBR0H, c2, 0, c2, 0);
|
|---|
| 317 | CONTROL_REG_GEN_WRITE(TTBR0H, c2, 0, c2, 0);
|
|---|
| 318 | CONTROL_REG_GEN_READ(TTBR1H, c2, 0, c2, 1);
|
|---|
| 319 | CONTROL_REG_GEN_WRITE(TTBR1H, c2, 0, c2, 1);
|
|---|
| 320 | CONTROL_REG_GEN_READ(HTTBRH, c2, 0, c2, 4);
|
|---|
| 321 | CONTROL_REG_GEN_WRITE(HTTBRH, c2, 0, c2, 4);
|
|---|
| 322 | CONTROL_REG_GEN_READ(VTTBRH, c2, 0, c2, 6);
|
|---|
| 323 | CONTROL_REG_GEN_WRITE(VTTBRH, c2, 0, c2, 6);
|
|---|
| 324 |
|
|---|
| 325 | CONTROL_REG_GEN_READ(DACR, c3, 0, c0, 0);
|
|---|
| 326 | CONTROL_REG_GEN_WRITE(DACR, c3, 0, c0, 0);
|
|---|
| 327 |
|
|---|
| 328 | /* Memory system fault registers */
|
|---|
| 329 | CONTROL_REG_GEN_READ(DFSR, c5, 0, c0, 0);
|
|---|
| 330 | CONTROL_REG_GEN_WRITE(DFSR, c5, 0, c0, 0);
|
|---|
| 331 | CONTROL_REG_GEN_READ(IFSR, c5, 0, c0, 1);
|
|---|
| 332 | CONTROL_REG_GEN_WRITE(IFSR, c5, 0, c0, 1);
|
|---|
| 333 |
|
|---|
| 334 | CONTROL_REG_GEN_READ(ADFSR, c5, 0, c1, 0);
|
|---|
| 335 | CONTROL_REG_GEN_WRITE(ADFSR, c5, 0, c1, 0);
|
|---|
| 336 | CONTROL_REG_GEN_READ(AIFSR, c5, 0, c1, 1);
|
|---|
| 337 | CONTROL_REG_GEN_WRITE(AIFSR, c5, 0, c1, 1);
|
|---|
| 338 |
|
|---|
| 339 | CONTROL_REG_GEN_READ(HADFSR, c5, 4, c1, 0);
|
|---|
| 340 | CONTROL_REG_GEN_WRITE(HADFSR, c5, 4, c1, 0);
|
|---|
| 341 | CONTROL_REG_GEN_READ(HAIFSR, c5, 4, c1, 1);
|
|---|
| 342 | CONTROL_REG_GEN_WRITE(HAIFSR, c5, 4, c1, 1);
|
|---|
| 343 | CONTROL_REG_GEN_READ(HSR, c5, 4, c2, 0);
|
|---|
| 344 | CONTROL_REG_GEN_WRITE(HSR, c5, 4, c2, 0);
|
|---|
| 345 |
|
|---|
| 346 | CONTROL_REG_GEN_READ(DFAR, c6, 0, c0, 0);
|
|---|
| 347 | CONTROL_REG_GEN_WRITE(DFAR, c6, 0, c0, 0);
|
|---|
| 348 | CONTROL_REG_GEN_READ(IFAR, c6, 0, c0, 2);
|
|---|
| 349 | CONTROL_REG_GEN_WRITE(IFAR, c6, 0, c0, 2);
|
|---|
| 350 |
|
|---|
| 351 | CONTROL_REG_GEN_READ(HDFAR, c6, 4, c0, 0);
|
|---|
| 352 | CONTROL_REG_GEN_WRITE(HDFAR, c6, 4, c0, 0);
|
|---|
| 353 | CONTROL_REG_GEN_READ(HIFAR, c6, 4, c0, 2);
|
|---|
| 354 | CONTROL_REG_GEN_WRITE(HIFAR, c6, 4, c0, 2);
|
|---|
| 355 | CONTROL_REG_GEN_READ(HPFAR, c6, 4, c0, 4);
|
|---|
| 356 | CONTROL_REG_GEN_WRITE(HPFAR, c6, 4, c0, 4);
|
|---|
| 357 |
|
|---|
| 358 | /* Cache maintenance, address translation and other */
|
|---|
| 359 | CONTROL_REG_GEN_WRITE(WFI, c7, 0, c0, 4); /* armv6 only */
|
|---|
| 360 | CONTROL_REG_GEN_WRITE(ICIALLLUIS, c7, 0, c1, 0);
|
|---|
| 361 | CONTROL_REG_GEN_WRITE(BPIALLIS, c7, 0, c1, 6);
|
|---|
| 362 | CONTROL_REG_GEN_READ(PAR, c7, 0, c4, 0);
|
|---|
| 363 | CONTROL_REG_GEN_WRITE(PAR, c7, 0, c4, 0);
|
|---|
| 364 | CONTROL_REG_GEN_READ(PARH, c7, 0, c7, 0); /* PAE */
|
|---|
| 365 | CONTROL_REG_GEN_WRITE(PARH, c7, 0, c7, 0); /* PAE */
|
|---|
| 366 | CONTROL_REG_GEN_WRITE(ICIALLU, c7, 0, c5, 0);
|
|---|
| 367 | CONTROL_REG_GEN_WRITE(ICIMVAU, c7, 0, c5, 1);
|
|---|
| 368 | CONTROL_REG_GEN_WRITE(CP15ISB, c7, 0, c5, 4);
|
|---|
| 369 | CONTROL_REG_GEN_WRITE(BPIALL, c7, 0, c5, 6);
|
|---|
| 370 | CONTROL_REG_GEN_WRITE(BPIMVA, c7, 0, c5, 7);
|
|---|
| 371 |
|
|---|
| 372 | CONTROL_REG_GEN_WRITE(DCIMVAC, c7, 0, c6, 1);
|
|---|
| 373 | CONTROL_REG_GEN_WRITE(DCISW, c7, 0, c6, 2);
|
|---|
| 374 |
|
|---|
| 375 | CONTROL_REG_GEN_WRITE(ATS1CPR, c7, 0, c8, 0);
|
|---|
| 376 | CONTROL_REG_GEN_WRITE(ATS1CPW, c7, 0, c8, 1);
|
|---|
| 377 | CONTROL_REG_GEN_WRITE(ATS1CUR, c7, 0, c8, 2);
|
|---|
| 378 | CONTROL_REG_GEN_WRITE(ATS1CUW, c7, 0, c8, 3);
|
|---|
| 379 | CONTROL_REG_GEN_WRITE(ATS12NSOPR, c7, 0, c8, 4);
|
|---|
| 380 | CONTROL_REG_GEN_WRITE(ATS12NSOPW, c7, 0, c8, 5);
|
|---|
| 381 | CONTROL_REG_GEN_WRITE(ATS12NSOUR, c7, 0, c8, 6);
|
|---|
| 382 | CONTROL_REG_GEN_WRITE(ATS12NSOUW, c7, 0, c8, 7);
|
|---|
| 383 |
|
|---|
| 384 |
|
|---|
| 385 | CONTROL_REG_GEN_WRITE(DCCMVAC, c7, 0, c10, 1);
|
|---|
| 386 | CONTROL_REG_GEN_WRITE(DCCSW, c7, 0, c10, 2);
|
|---|
| 387 | CONTROL_REG_GEN_WRITE(CP15DSB, c7, 0, c10, 4);
|
|---|
| 388 | CONTROL_REG_GEN_WRITE(CP15DMB, c7, 0, c10, 5);
|
|---|
| 389 | CONTROL_REG_GEN_WRITE(DCCMVAU, c7, 0, c11, 1);
|
|---|
| 390 |
|
|---|
| 391 | CONTROL_REG_GEN_WRITE(PFI, c7, 0, c11, 1); /* armv6 only */
|
|---|
| 392 |
|
|---|
| 393 | CONTROL_REG_GEN_WRITE(DCCIMVAC, c7, 0, c14, 1);
|
|---|
| 394 | CONTROL_REG_GEN_WRITE(DCCISW, c7, 0, c14, 2);
|
|---|
| 395 |
|
|---|
| 396 | CONTROL_REG_GEN_WRITE(ATS1HR, c7, 4, c8, 0);
|
|---|
| 397 | CONTROL_REG_GEN_WRITE(ATS1HW, c7, 4, c8, 1);
|
|---|
| 398 |
|
|---|
| 399 | /* TLB maintenance */
|
|---|
| 400 | CONTROL_REG_GEN_WRITE(TLBIALLIS, c8, 0, c3, 0); /* Inner shareable */
|
|---|
| 401 | CONTROL_REG_GEN_WRITE(TLBIMVAIS, c8, 0, c3, 1); /* Inner shareable */
|
|---|
| 402 | CONTROL_REG_GEN_WRITE(TLBIASIDIS, c8, 0, c3, 2); /* Inner shareable */
|
|---|
| 403 | CONTROL_REG_GEN_WRITE(TLBIMVAAIS, c8, 0, c3, 3); /* Inner shareable */
|
|---|
| 404 |
|
|---|
| 405 | CONTROL_REG_GEN_WRITE(ITLBIALL, c8, 0, c5, 0);
|
|---|
| 406 | CONTROL_REG_GEN_WRITE(ITLBIMVA, c8, 0, c5, 1);
|
|---|
| 407 | CONTROL_REG_GEN_WRITE(ITLBIASID, c8, 0, c5, 2);
|
|---|
| 408 |
|
|---|
| 409 | CONTROL_REG_GEN_WRITE(DTLBIALL, c8, 0, c6, 0);
|
|---|
| 410 | CONTROL_REG_GEN_WRITE(DTLBIMVA, c8, 0, c6, 1);
|
|---|
| 411 | CONTROL_REG_GEN_WRITE(DTLBIASID, c8, 0, c6, 2);
|
|---|
| 412 |
|
|---|
| 413 | CONTROL_REG_GEN_WRITE(TLBIALL, c8, 0, c7, 0);
|
|---|
| 414 | CONTROL_REG_GEN_WRITE(TLBIMVA, c8, 0, c7, 1);
|
|---|
| 415 | CONTROL_REG_GEN_WRITE(TLBIASID, c8, 0, c7, 2);
|
|---|
| 416 | CONTROL_REG_GEN_WRITE(TLBIMVAA, c8, 0, c7, 3);
|
|---|
| 417 |
|
|---|
| 418 | CONTROL_REG_GEN_WRITE(TLBIALLHIS, c8, 4, c3, 0); /* Inner shareable */
|
|---|
| 419 | CONTROL_REG_GEN_WRITE(TLBIMVAHIS, c8, 4, c3, 1); /* Inner shareable */
|
|---|
| 420 | CONTROL_REG_GEN_WRITE(TLBIALLNSNHIS, c8, 4, c3, 4); /* Inner shareable */
|
|---|
| 421 |
|
|---|
| 422 | CONTROL_REG_GEN_WRITE(TLBIALLH, c8, 4, c7, 0);
|
|---|
| 423 | CONTROL_REG_GEN_WRITE(TLBIMVAH, c8, 4, c7, 1);
|
|---|
| 424 | CONTROL_REG_GEN_WRITE(TLBIALLNSNHS, c8, 4, c7, 4);
|
|---|
| 425 |
|
|---|
| 426 | /* c9 are performance monitoring resgisters */
|
|---|
| 427 | enum {
|
|---|
| 428 | PMCR_IMP_MASK = 0xff,
|
|---|
| 429 | PMCR_IMP_SHIFT = 24,
|
|---|
| 430 | PMCR_IDCODE_MASK = 0xff,
|
|---|
| 431 | PMCR_IDCODE_SHIFT = 16,
|
|---|
| 432 | PMCR_EVENT_NUM_MASK = 0x1f,
|
|---|
| 433 | PMCR_EVENT_NUM_SHIFT = 11,
|
|---|
| 434 | PMCR_DP_FLAG = 1 << 5,
|
|---|
| 435 | PMCR_X_FLAG = 1 << 4,
|
|---|
| 436 | PMCR_D_FLAG = 1 << 3,
|
|---|
| 437 | PMCR_C_FLAG = 1 << 2,
|
|---|
| 438 | PMCR_P_FLAG = 1 << 1,
|
|---|
| 439 | PMCR_E_FLAG = 1 << 0,
|
|---|
| 440 | };
|
|---|
| 441 | CONTROL_REG_GEN_READ(PMCR, c9, 0, c12, 0);
|
|---|
| 442 | CONTROL_REG_GEN_WRITE(PMCR, c9, 0, c12, 0);
|
|---|
| 443 | enum {
|
|---|
| 444 | PMCNTENSET_CYCLE_COUNTER_EN_FLAG = 1 << 31,
|
|---|
| 445 | #define PMCNTENSET_COUNTER_EN_FLAG(c) (1 << c)
|
|---|
| 446 | };
|
|---|
| 447 | CONTROL_REG_GEN_READ(PMCNTENSET, c9, 0, c12, 1);
|
|---|
| 448 | CONTROL_REG_GEN_WRITE(PMCNTENSET, c9, 0, c12, 1);
|
|---|
| 449 | CONTROL_REG_GEN_READ(PMCCNTR, c9, 0, c13, 0);
|
|---|
| 450 | CONTROL_REG_GEN_WRITE(PMCCNTR, c9, 0, c13, 0);
|
|---|
| 451 |
|
|---|
| 452 |
|
|---|
| 453 | /*c10 has tons of reserved too */
|
|---|
| 454 | CONTROL_REG_GEN_READ(PRRR, c10, 0, c2, 0); /* no PAE */
|
|---|
| 455 | CONTROL_REG_GEN_WRITE(PRRR, c10, 0, c2, 0); /* no PAE */
|
|---|
| 456 | CONTROL_REG_GEN_READ(MAIR0, c10, 0, c2, 0); /* PAE */
|
|---|
| 457 | CONTROL_REG_GEN_WRITE(MAIR0, c10, 0, c2, 0); /* PAE */
|
|---|
| 458 | CONTROL_REG_GEN_READ(NMRR, c10, 0, c2, 1); /* no PAE */
|
|---|
| 459 | CONTROL_REG_GEN_WRITE(NMRR, c10, 0, c2, 1); /* no PAE */
|
|---|
| 460 | CONTROL_REG_GEN_READ(MAIR1, c10, 0, c2, 1); /* PAE */
|
|---|
| 461 | CONTROL_REG_GEN_WRITE(MAIR1, c10, 0, c2, 1); /* PAE */
|
|---|
| 462 |
|
|---|
| 463 | CONTROL_REG_GEN_READ(AMAIR0, c10, 0, c3, 0); /* PAE */
|
|---|
| 464 | CONTROL_REG_GEN_WRITE(AMAIR0, c10, 0, c3, 0); /* PAE */
|
|---|
| 465 | CONTROL_REG_GEN_READ(AMAIR1, c10, 0, c3, 1); /* PAE */
|
|---|
| 466 | CONTROL_REG_GEN_WRITE(AMAIR1, c10, 0, c3, 1); /* PAE */
|
|---|
| 467 |
|
|---|
| 468 | CONTROL_REG_GEN_READ(HMAIR0, c10, 4, c2, 0);
|
|---|
| 469 | CONTROL_REG_GEN_WRITE(HMAIR0, c10, 4, c2, 0);
|
|---|
| 470 | CONTROL_REG_GEN_READ(HMAIR1, c10, 4, c2, 1);
|
|---|
| 471 | CONTROL_REG_GEN_WRITE(HMAIR1, c10, 4, c2, 1);
|
|---|
| 472 |
|
|---|
| 473 | CONTROL_REG_GEN_READ(HAMAIR0, c10, 4, c3, 0);
|
|---|
| 474 | CONTROL_REG_GEN_WRITE(HAMAIR0, c10, 4, c3, 0);
|
|---|
| 475 | CONTROL_REG_GEN_READ(HAMAIR1, c10, 4, c3, 1);
|
|---|
| 476 | CONTROL_REG_GEN_WRITE(HAMAIR1, c10, 4, c3, 1);
|
|---|
| 477 |
|
|---|
| 478 | /* c11 is reserved for TCM and DMA */
|
|---|
| 479 |
|
|---|
| 480 | /* Security extensions */
|
|---|
| 481 | CONTROL_REG_GEN_READ(VBAR, c12, 0, c0, 0);
|
|---|
| 482 | CONTROL_REG_GEN_WRITE(VBAR, c12, 0, c0, 0);
|
|---|
| 483 | CONTROL_REG_GEN_READ(MVBAR, c12, 0, c0, 1);
|
|---|
| 484 | CONTROL_REG_GEN_WRITE(MVBAR, c12, 0, c0, 1);
|
|---|
| 485 |
|
|---|
| 486 | CONTROL_REG_GEN_READ(ISR, c12, 0, c1, 0);
|
|---|
| 487 |
|
|---|
| 488 | CONTROL_REG_GEN_READ(HVBAR, c12, 4, c0, 0);
|
|---|
| 489 | CONTROL_REG_GEN_WRITE(HVBAR, c12, 4, c0, 0);
|
|---|
| 490 |
|
|---|
| 491 | /* Process context and thread id (FCSE) */
|
|---|
| 492 | CONTROL_REG_GEN_READ(FCSEIDR, c13, 0, c0, 0);
|
|---|
| 493 |
|
|---|
| 494 | CONTROL_REG_GEN_READ(CONTEXTIDR, c13, 0, c0, 1);
|
|---|
| 495 | CONTROL_REG_GEN_WRITE(CONTEXTIDR, c13, 0, c0, 1);
|
|---|
| 496 | CONTROL_REG_GEN_READ(TPIDRURW, c13, 0, c0, 2);
|
|---|
| 497 | CONTROL_REG_GEN_WRITE(TPIDRURW, c13, 0, c0, 2);
|
|---|
| 498 | CONTROL_REG_GEN_READ(TPIDRURO, c13, 0, c0, 3);
|
|---|
| 499 | CONTROL_REG_GEN_WRITE(TPIDRURO, c13, 0, c0, 3);
|
|---|
| 500 | CONTROL_REG_GEN_READ(TPIDRPRW, c13, 0, c0, 4);
|
|---|
| 501 | CONTROL_REG_GEN_WRITE(TPIDRPRW, c13, 0, c0, 4);
|
|---|
| 502 |
|
|---|
| 503 | CONTROL_REG_GEN_READ(HTPIDR, c13, 4, c0, 2);
|
|---|
| 504 | CONTROL_REG_GEN_WRITE(HTPIDR, c13, 4, c0, 2);
|
|---|
| 505 |
|
|---|
| 506 | /* Generic Timer Extensions */
|
|---|
| 507 | CONTROL_REG_GEN_READ(CNTFRQ, c14, 0, c0, 0);
|
|---|
| 508 | CONTROL_REG_GEN_WRITE(CNTFRQ, c14, 0, c0, 0);
|
|---|
| 509 | CONTROL_REG_GEN_READ(CNTKCTL, c14, 0, c1, 0);
|
|---|
| 510 | CONTROL_REG_GEN_WRITE(CNTKCTL, c14, 0, c1, 0);
|
|---|
| 511 |
|
|---|
| 512 | CONTROL_REG_GEN_READ(CNTP_TVAL, c14, 0, c2, 0);
|
|---|
| 513 | CONTROL_REG_GEN_WRITE(CNTP_TVAL, c14, 0, c2, 0);
|
|---|
| 514 | CONTROL_REG_GEN_READ(CNTP_CTL, c14, 0, c2, 1);
|
|---|
| 515 | CONTROL_REG_GEN_WRITE(CNTP_CTL, c14, 0, c2, 1);
|
|---|
| 516 |
|
|---|
| 517 | CONTROL_REG_GEN_READ(CNTV_TVAL, c14, 0, c3, 0);
|
|---|
| 518 | CONTROL_REG_GEN_WRITE(CNTV_TVAL, c14, 0, c3, 0);
|
|---|
| 519 | CONTROL_REG_GEN_READ(CNTV_CTL, c14, 0, c3, 1);
|
|---|
| 520 | CONTROL_REG_GEN_WRITE(CNTV_CTL, c14, 0, c3, 1);
|
|---|
| 521 |
|
|---|
| 522 | CONTROL_REG_GEN_READ(CNTHCTL, c14, 4, c1, 0);
|
|---|
| 523 | CONTROL_REG_GEN_WRITE(CNTHCTL, c14, 4, c1, 0);
|
|---|
| 524 |
|
|---|
| 525 | CONTROL_REG_GEN_READ(CNTHP_TVAL, c14, 4, c2, 0);
|
|---|
| 526 | CONTROL_REG_GEN_WRITE(CNTHP_TVAL, c14, 4, c2, 0);
|
|---|
| 527 | CONTROL_REG_GEN_READ(CNTHP_CTL, c14, 4, c2, 1);
|
|---|
| 528 | CONTROL_REG_GEN_WRITE(CNTHP_CTL, c14, 4, c2, 1);
|
|---|
| 529 |
|
|---|
| 530 | #endif
|
|---|
| 531 |
|
|---|
| 532 | /** @}
|
|---|
| 533 | */
|
|---|
