source: mainline/kernel/arch/amd64/include/cpu.h@ b3f8fb7

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since b3f8fb7 was b3f8fb7, checked in by Martin Decky <martin@…>, 18 years ago

huge type system cleanup
remove cyclical type dependencies across multiple header files
many minor coding style fixes

  • Property mode set to 100644
File size: 2.4 KB
Line 
1/*
2 * Copyright (c) 2001-2004 Jakub Jermar
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29/** @addtogroup amd64
30 * @{
31 */
32/** @file
33 */
34
35#ifndef KERN_amd64_CPU_H_
36#define KERN_amd64_CPU_H_
37
38#define RFLAGS_IF (1 << 9)
39#define RFLAGS_RF (1 << 16)
40
41#define EFER_MSR_NUM 0xc0000080
42#define AMD_SCE_FLAG 0
43#define AMD_LME_FLAG 8
44#define AMD_LMA_FLAG 10
45#define AMD_FFXSR_FLAG 14
46#define AMD_NXE_FLAG 11
47
48/* MSR registers */
49#define AMD_MSR_STAR 0xc0000081
50#define AMD_MSR_LSTAR 0xc0000082
51#define AMD_MSR_SFMASK 0xc0000084
52#define AMD_MSR_FS 0xc0000100
53#define AMD_MSR_GS 0xc0000101
54
55#ifndef __ASM__
56
57#include <arch/pm.h>
58
59typedef struct {
60 int vendor;
61 int family;
62 int model;
63 int stepping;
64 struct tss *tss;
65
66 count_t iomapver_copy; /** Copy of TASK's I/O Permission bitmap generation count. */
67} cpu_arch_t;
68
69struct star_msr {
70
71};
72
73struct lstar_msr {
74
75};
76
77extern void set_efer_flag(int flag);
78extern uint64_t read_efer_flag(void);
79void cpu_setup_fpu(void);
80
81#endif /* __ASM__ */
82
83#endif
84
85/** @}
86 */
Note: See TracBrowser for help on using the repository browser.