lfn
serial
ticket/834-toolchain-update
topic/msim-upgrade
topic/simplify-dev-export
Last change
on this file since fde6429 was 511b45f, checked in by Jakub Jermar <jakub@…>, 20 years ago |
Update .
Explicitly mark places of interest related to memory barriers on non-IA-32 architectures with remarks so that they don't get forgotten.
|
-
Property mode
set to
100644
|
File size:
1.4 KB
|
Line | |
---|
1 | + implement true memory barriers for all architectures
|
---|
2 |
|
---|
3 | + implement true memory management
|
---|
4 | + [ia32] use int 0x15 ax=0xe820 to get memory map and memory size [DONE]
|
---|
5 | + [mips] use some heuristics to get memory map and memory size
|
---|
6 | + reimplement heap so that it can allocate/deallocate
|
---|
7 | itself frames as necessary
|
---|
8 | + provide native four-level portable page table interface [DONE]
|
---|
9 | + every architecture uses its native page table format
|
---|
10 | + kernel provides unified four-level page table interface
|
---|
11 | for all architectures
|
---|
12 | + track usage of frames containing middle-level page tables
|
---|
13 | (frame leak)
|
---|
14 |
|
---|
15 | + get user mode support for all architectures
|
---|
16 |
|
---|
17 | + save/restore floating point context on context switch
|
---|
18 | + [ia32] lazy context switch using TS flag [DONE]
|
---|
19 | + [ia32] MMX,SSE1-.. initialization
|
---|
20 | + [ia32] review privilege separation [DONE]
|
---|
21 | + zero IOPL in EFLAGS [DONE]
|
---|
22 | + before IRET (from SYSCALL), zero NT in EFLAGS [DONE]
|
---|
23 | + [ia32] review the cache controling bits in CR0 register
|
---|
24 | + [ia32] zero the alignment exception bit in EFLAGS [DONE]
|
---|
25 | - Task changed to clear AM in CR0 so that
|
---|
26 | the alignment check is disabled globally
|
---|
27 | + make emulated architectures also work on real hardware
|
---|
28 | + bring in support for other architectures (e.g. PowerPC)
|
---|
Note:
See
TracBrowser
for help on using the repository browser.