| 1 | #
|
|---|
| 2 | # Copyright (c) 2006 Martin Decky
|
|---|
| 3 | # All rights reserved.
|
|---|
| 4 | #
|
|---|
| 5 | # Redistribution and use in source and binary forms, with or without
|
|---|
| 6 | # modification, are permitted provided that the following conditions
|
|---|
| 7 | # are met:
|
|---|
| 8 | #
|
|---|
| 9 | # - Redistributions of source code must retain the above copyright
|
|---|
| 10 | # notice, this list of conditions and the following disclaimer.
|
|---|
| 11 | # - Redistributions in binary form must reproduce the above copyright
|
|---|
| 12 | # notice, this list of conditions and the following disclaimer in the
|
|---|
| 13 | # documentation and/or other materials provided with the distribution.
|
|---|
| 14 | # - The name of the author may not be used to endorse or promote products
|
|---|
| 15 | # derived from this software without specific prior written permission.
|
|---|
| 16 | #
|
|---|
| 17 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 18 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 19 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 20 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 21 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 22 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 23 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 24 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 25 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 26 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 27 | #
|
|---|
| 28 |
|
|---|
| 29 | #include <arch/arch.h>
|
|---|
| 30 | #include <arch/regname.h>
|
|---|
| 31 |
|
|---|
| 32 | .set noat
|
|---|
| 33 | .set noreorder
|
|---|
| 34 | .set nomacro
|
|---|
| 35 |
|
|---|
| 36 | .global start
|
|---|
| 37 | .global halt
|
|---|
| 38 | .global jump_to_kernel
|
|---|
| 39 |
|
|---|
| 40 | .section BOOTSTRAP
|
|---|
| 41 |
|
|---|
| 42 | start:
|
|---|
| 43 | /*
|
|---|
| 44 | * Setup the CP0 configuration
|
|---|
| 45 | * - Disable 64-bit kernel addressing mode
|
|---|
| 46 | * - DIsable 64-bit supervisor adressing mode
|
|---|
| 47 | * - Disable 64-bit user addressing mode
|
|---|
| 48 | */
|
|---|
| 49 | mfc0 $a0, $status
|
|---|
| 50 | la $a1, 0xffffff1f
|
|---|
| 51 | and $a0, $a1, $a0
|
|---|
| 52 | mtc0 $a0, $status
|
|---|
| 53 |
|
|---|
| 54 | /* Setup CPU map (on msim this code
|
|---|
| 55 | is executed in parallel on all CPUs,
|
|---|
| 56 | but it not an issue) */
|
|---|
| 57 | la $a0, PA2KA(CPUMAP_OFFSET)
|
|---|
| 58 |
|
|---|
| 59 | sw $zero, 0($a0)
|
|---|
| 60 | sw $zero, 4($a0)
|
|---|
| 61 | sw $zero, 8($a0)
|
|---|
| 62 | sw $zero, 12($a0)
|
|---|
| 63 |
|
|---|
| 64 | sw $zero, 16($a0)
|
|---|
| 65 | sw $zero, 20($a0)
|
|---|
| 66 | sw $zero, 24($a0)
|
|---|
| 67 | sw $zero, 28($a0)
|
|---|
| 68 |
|
|---|
| 69 | sw $zero, 32($a0)
|
|---|
| 70 | sw $zero, 36($a0)
|
|---|
| 71 | sw $zero, 40($a0)
|
|---|
| 72 | sw $zero, 44($a0)
|
|---|
| 73 |
|
|---|
| 74 | sw $zero, 48($a0)
|
|---|
| 75 | sw $zero, 52($a0)
|
|---|
| 76 | sw $zero, 56($a0)
|
|---|
| 77 | sw $zero, 60($a0)
|
|---|
| 78 |
|
|---|
| 79 | sw $zero, 64($a0)
|
|---|
| 80 | sw $zero, 68($a0)
|
|---|
| 81 | sw $zero, 72($a0)
|
|---|
| 82 | sw $zero, 76($a0)
|
|---|
| 83 |
|
|---|
| 84 | sw $zero, 80($a0)
|
|---|
| 85 | sw $zero, 84($a0)
|
|---|
| 86 | sw $zero, 88($a0)
|
|---|
| 87 | sw $zero, 92($a0)
|
|---|
| 88 |
|
|---|
| 89 | sw $zero, 96($a0)
|
|---|
| 90 | sw $zero, 100($a0)
|
|---|
| 91 | sw $zero, 104($a0)
|
|---|
| 92 | sw $zero, 108($a0)
|
|---|
| 93 |
|
|---|
| 94 | sw $zero, 112($a0)
|
|---|
| 95 | sw $zero, 116($a0)
|
|---|
| 96 | sw $zero, 120($a0)
|
|---|
| 97 | sw $zero, 124($a0)
|
|---|
| 98 |
|
|---|
| 99 | lui $a1, 1
|
|---|
| 100 |
|
|---|
| 101 | #ifdef MACHINE_msim
|
|---|
| 102 |
|
|---|
| 103 | /* Read dorder value */
|
|---|
| 104 | la $k0, MSIM_DORDER_ADDRESS
|
|---|
| 105 | lw $k1, ($k0)
|
|---|
| 106 |
|
|---|
| 107 | /* If we are not running on BSP
|
|---|
| 108 | then end in an infinite loop */
|
|---|
| 109 | beq $k1, $zero, bsp
|
|---|
| 110 | nop
|
|---|
| 111 |
|
|---|
| 112 | /* Record CPU presence */
|
|---|
| 113 | sll $a2, $k1, 2
|
|---|
| 114 | addu $a2, $a2, $a0
|
|---|
| 115 | sw $a1, ($a2)
|
|---|
| 116 |
|
|---|
| 117 | loop:
|
|---|
| 118 | j loop
|
|---|
| 119 | nop
|
|---|
| 120 |
|
|---|
| 121 | #endif
|
|---|
| 122 |
|
|---|
| 123 | bsp:
|
|---|
| 124 | /* Record CPU presence */
|
|---|
| 125 | sw $a1, ($a0)
|
|---|
| 126 |
|
|---|
| 127 | /* Setup initial stack */
|
|---|
| 128 | la $sp, PA2KA(STACK_OFFSET)
|
|---|
| 129 |
|
|---|
| 130 | j bootstrap
|
|---|
| 131 | nop
|
|---|
| 132 |
|
|---|
| 133 | .text
|
|---|
| 134 |
|
|---|
| 135 | halt:
|
|---|
| 136 | j halt
|
|---|
| 137 | nop
|
|---|
| 138 |
|
|---|
| 139 | jump_to_kernel:
|
|---|
| 140 | #
|
|---|
| 141 | # TODO:
|
|---|
| 142 | # Make sure that the I-cache, D-cache and memory are mutually coherent
|
|---|
| 143 | # before passing control to the copied code.
|
|---|
| 144 | #
|
|---|
| 145 | j $a0
|
|---|
| 146 | nop
|
|---|
