source: mainline/arch/ia64/src/proc/scheduler.c@ 208259c

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 208259c was 208259c, checked in by Jakub Jermar <jakub@…>, 19 years ago

On ia64, purge DTR entry before overwriting it with new contents.

  • Property mode set to 100644
File size: 3.0 KB
RevLine 
[a0d74fd]1/*
2 * Copyright (C) 2006 Jakub Jermar
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#include <proc/scheduler.h>
30#include <proc/thread.h>
31#include <arch.h>
[bc314be8]32#include <arch/register.h>
[83d2d0e]33#include <arch/context.h>
[cd373bb]34#include <arch/stack.h>
[a0d74fd]35#include <arch/mm/tlb.h>
36#include <config.h>
37#include <align.h>
38
[39cea6a]39/** Perform ia64 specific tasks needed before the new task is run. */
40void before_task_runs_arch(void)
41{
42}
43
[cd373bb]44/** Prepare kernel stack pointers in bank 0 r22 and r23 and make sure the stack is mapped in DTR. */
[a0d74fd]45void before_thread_runs_arch(void)
46{
47 __address base;
48
49 base = ALIGN_DOWN(config.base, 1<<KERNEL_PAGE_WIDTH);
50
[b6d4566]51 if ((__address) THREAD->kstack < base || (__address) THREAD->kstack > base + (1<<(KERNEL_PAGE_WIDTH))) {
[a0d74fd]52 /*
[03427d0]53 * Kernel stack of this thread is not mapped by DTR[TR_KERNEL].
[b6d4566]54 * Use DTR[TR_KSTACK1] and DTR[TR_KSTACK2] to map it.
[a0d74fd]55 */
[208259c]56
57 /* purge DTR[TR_STACK1] and DTR[TR_STACK2] */
58 dtr_purge((__address) THREAD->kstack, PAGE_WIDTH+1);
59
60 /* insert DTR[TR_STACK1] and DTR[TR_STACK2] */
[b6d4566]61 dtlb_kernel_mapping_insert((__address) THREAD->kstack, KA2PA(THREAD->kstack), true, DTR_KSTACK1);
62 dtlb_kernel_mapping_insert((__address) THREAD->kstack + PAGE_SIZE, KA2PA(THREAD->kstack) + FRAME_SIZE, true, DTR_KSTACK2);
[a0d74fd]63 }
[03427d0]64
65 /*
[cd373bb]66 * Record address of kernel backing store to bank 0 r22.
67 * Record address of kernel stack to bank 0 r23.
68 * These values will be found there after switch from userspace.
[03427d0]69 */
[bc314be8]70 __asm__ volatile (
71 "bsw.0\n"
[cd373bb]72 "mov r22 = %0\n"
73 "mov r23 = %1\n"
[bc314be8]74 "bsw.1\n"
[cd373bb]75 :
[1065603e]76 : "r" (&THREAD->kstack[THREAD_STACK_SIZE]),
[a82500ce]77 "r" (&THREAD->kstack[THREAD_STACK_SIZE - SP_DELTA])
78 );
[a0d74fd]79}
80
81void after_thread_ran_arch(void)
82{
83}
Note: See TracBrowser for help on using the repository browser.