[2a0047fc] | 1 | /*
|
---|
| 2 | * Copyright (C) 2005 Jakub Jermar
|
---|
| 3 | * All rights reserved.
|
---|
| 4 | *
|
---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
---|
| 6 | * modification, are permitted provided that the following conditions
|
---|
| 7 | * are met:
|
---|
| 8 | *
|
---|
| 9 | * - Redistributions of source code must retain the above copyright
|
---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | * documentation and/or other materials provided with the distribution.
|
---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
---|
| 15 | * derived from this software without specific prior written permission.
|
---|
| 16 | *
|
---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | */
|
---|
| 28 |
|
---|
[244f284] | 29 | #include <arch.h>
|
---|
| 30 | #include <arch/ski/ski.h>
|
---|
[154049e] | 31 | #include <arch/drivers/it.h>
|
---|
[e2ec980f] | 32 | #include <arch/interrupt.h>
|
---|
| 33 | #include <arch/barrier.h>
|
---|
[b994a60] | 34 | #include <arch/asm.h>
|
---|
| 35 | #include <arch/register.h>
|
---|
[e2ec980f] | 36 | #include <arch/types.h>
|
---|
[b994a60] | 37 | #include <arch/context.h>
|
---|
[5c089c3a] | 38 | #include <arch/stack.h>
|
---|
[b994a60] | 39 | #include <arch/mm/page.h>
|
---|
| 40 | #include <mm/as.h>
|
---|
| 41 | #include <config.h>
|
---|
| 42 | #include <userspace.h>
|
---|
[a8c48241] | 43 | #include <console/console.h>
|
---|
[0f250f9] | 44 | #include <proc/uarg.h>
|
---|
[e1be3b6] | 45 | #include <syscall/syscall.h>
|
---|
[244f284] | 46 |
|
---|
[6ecc8bce] | 47 | void arch_pre_main(void)
|
---|
| 48 | {
|
---|
| 49 | /* Setup usermode init tasks. */
|
---|
| 50 | init.cnt = 2;
|
---|
| 51 | init.tasks[0].addr = INIT0_ADDRESS;
|
---|
| 52 | init.tasks[0].size = INIT0_SIZE;
|
---|
| 53 | init.tasks[1].addr = INIT1_ADDRESS;
|
---|
| 54 | init.tasks[1].size = INIT1_SIZE;
|
---|
| 55 | }
|
---|
| 56 |
|
---|
[244f284] | 57 | void arch_pre_mm_init(void)
|
---|
| 58 | {
|
---|
[e2ec980f] | 59 | /* Set Interruption Vector Address (i.e. location of interruption vector table). */
|
---|
| 60 | iva_write((__address) &ivt);
|
---|
| 61 | srlz_d();
|
---|
| 62 |
|
---|
[2b50d7c] | 63 | ski_init_console();
|
---|
[6ecc8bce] | 64 | it_init();
|
---|
[244f284] | 65 | }
|
---|
| 66 |
|
---|
| 67 | void arch_post_mm_init(void)
|
---|
| 68 | {
|
---|
| 69 | }
|
---|
[7453929] | 70 |
|
---|
| 71 | void arch_pre_smp_init(void)
|
---|
| 72 | {
|
---|
| 73 | }
|
---|
| 74 |
|
---|
| 75 | void arch_post_smp_init(void)
|
---|
| 76 | {
|
---|
| 77 | }
|
---|
[b994a60] | 78 |
|
---|
| 79 | /** Enter userspace and never return. */
|
---|
[0f250f9] | 80 | void userspace(uspace_arg_t *kernel_uarg)
|
---|
[b994a60] | 81 | {
|
---|
| 82 | psr_t psr;
|
---|
| 83 | rsc_t rsc;
|
---|
| 84 |
|
---|
| 85 | psr.value = psr_read();
|
---|
| 86 | psr.cpl = PL_USER;
|
---|
| 87 | psr.i = true; /* start with interrupts enabled */
|
---|
| 88 | psr.ic = true;
|
---|
| 89 | psr.ri = 0; /* start with instruction #0 */
|
---|
[1065603e] | 90 | psr.bn = 1; /* start in bank 0 */
|
---|
[b994a60] | 91 |
|
---|
| 92 | __asm__ volatile ("mov %0 = ar.rsc\n" : "=r" (rsc.value));
|
---|
| 93 | rsc.loadrs = 0;
|
---|
| 94 | rsc.be = false;
|
---|
| 95 | rsc.pl = PL_USER;
|
---|
| 96 | rsc.mode = 3; /* eager mode */
|
---|
| 97 |
|
---|
[0f250f9] | 98 | switch_to_userspace((__address) kernel_uarg->uspace_entry,
|
---|
| 99 | ((__address) kernel_uarg->uspace_stack)+PAGE_SIZE-ALIGN_UP(STACK_ITEM_SIZE, STACK_ALIGNMENT),
|
---|
[8e5e78f] | 100 | ((__address) kernel_uarg->uspace_stack)+PAGE_SIZE,
|
---|
[0f250f9] | 101 | (__address) kernel_uarg->uspace_uarg,
|
---|
| 102 | psr.value, rsc.value);
|
---|
[b994a60] | 103 |
|
---|
| 104 | while (1) {
|
---|
| 105 | ;
|
---|
| 106 | }
|
---|
| 107 | }
|
---|
[e1be3b6] | 108 |
|
---|
| 109 | /** Set thread-local-storage pointer.
|
---|
| 110 | *
|
---|
| 111 | * We use r13 (a.k.a. tp) for this purpose.
|
---|
| 112 | */
|
---|
| 113 | __native sys_tls_set(__native addr)
|
---|
| 114 | {
|
---|
| 115 | return 0;
|
---|
| 116 | }
|
---|