source: mainline/arch/ia64/src/context.S@ dbd1059

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since dbd1059 was 37e9dbd, checked in by Jakub Jermar <jakub@…>, 20 years ago

IA-64 work.
Put RSE into lazy mode before writing ar.bspstore and ar.rnat.
Flush RSE before setting ar.bspstore so that ar.bsp is set to the same address.

  • Property mode set to 100644
File size: 4.7 KB
Line 
1#
2# Copyright (C) 2005 Jakub Jermar
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions
7# are met:
8#
9# - Redistributions of source code must retain the above copyright
10# notice, this list of conditions and the following disclaimer.
11# - Redistributions in binary form must reproduce the above copyright
12# notice, this list of conditions and the following disclaimer in the
13# documentation and/or other materials provided with the distribution.
14# - The name of the author may not be used to endorse or promote products
15# derived from this software without specific prior written permission.
16#
17# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27#
28
29.text
30
31.global context_save_arch
32.global context_restore_arch
33
34context_save_arch:
35 alloc loc0 = ar.pfs, 1, 8, 0, 0
36 mov loc1 = ar.unat ;;
37 /* loc2 */
38 mov loc3 = ar.rsc
39
40 .auto
41
42 /*
43 * Flush dirty registers to backing store.
44 * After this ar.bsp and ar.bspstore are equal.
45 */
46 flushrs
47 mov loc4 = ar.bsp
48
49 /*
50 * Put RSE to enforced lazy mode.
51 * So that ar.rnat can be read.
52 */
53 movl loc5 = ~3
54 and loc5 = loc3, loc5
55 mov ar.rsc = loc5
56 mov loc5 = ar.rnat
57
58 .explicit
59
60 mov loc6 = ar.lc
61
62 /*
63 * Save application registers
64 */
65 st8 [in0] = loc0, 8 ;; /* save ar.pfs */
66 st8 [in0] = loc1, 8 ;; /* save ar.unat (caller) */
67 mov loc2 = in0 ;;
68 add in0 = 8, in0 ;; /* skip ar.unat (callee) */
69 st8 [in0] = loc3, 8 ;; /* save ar.rsc */
70 st8 [in0] = loc4, 8 ;; /* save ar.bsp */
71 st8 [in0] = loc5, 8 ;; /* save ar.rnat */
72 st8 [in0] = loc6, 8 ;; /* save ar.lc */
73
74 /*
75 * Save general registers including NaT bits
76 */
77 st8.spill [in0] = r1, 8 ;;
78 st8.spill [in0] = r4, 8 ;;
79 st8.spill [in0] = r5, 8 ;;
80 st8.spill [in0] = r6, 8 ;;
81 st8.spill [in0] = r7, 8 ;;
82 st8.spill [in0] = r12, 8 ;; /* save sp */
83 st8.spill [in0] = r13, 8 ;;
84
85 mov loc3 = ar.unat ;;
86 st8 [loc2] = loc3 /* save ar.unat (callee) */
87
88 /*
89 * Save branch registers
90 */
91 mov loc2 = b0 ;;
92 st8 [in0] = loc2, 8 /* save pc */
93 mov loc3 = b1 ;;
94 st8 [in0] = loc3, 8
95 mov loc4 = b2 ;;
96 st8 [in0] = loc4, 8
97 mov loc5 = b3 ;;
98 st8 [in0] = loc5, 8
99 mov loc6 = b4 ;;
100 st8 [in0] = loc6, 8
101 mov loc7 = b5 ;;
102 st8 [in0] = loc7, 8
103
104 /*
105 * Save predicate registers
106 */
107 mov loc2 = pr ;;
108 st8 [in0] = loc2, 8
109
110 mov ar.unat = loc1
111
112 add r8 = r0, r0, 1 /* context_save returns 1 */
113 br.ret.sptk.many b0
114
115context_restore_arch:
116 alloc loc0 = ar.pfs, 1, 9, 0, 0 ;;
117
118 ld8 loc0 = [in0], 8 ;; /* load ar.pfs */
119 ld8 loc1 = [in0], 8 ;; /* load ar.unat (caller) */
120 ld8 loc2 = [in0], 8 ;; /* load ar.unat (callee) */
121 ld8 loc3 = [in0], 8 ;; /* load ar.rsc */
122 ld8 loc4 = [in0], 8 ;; /* load ar.bsp */
123 ld8 loc5 = [in0], 8 ;; /* load ar.rnat */
124 ld8 loc6 = [in0], 8 ;; /* load ar.lc */
125
126 .auto
127
128 /*
129 * Invalidate the ALAT
130 */
131 invala
132
133 /*
134 * Put RSE to enforced lazy mode.
135 * So that ar.bspstore and ar.rnat can be written.
136 */
137 movl loc8 = ~3
138 and loc8 = loc3, loc8
139 mov ar.rsc = loc8
140
141 /*
142 * Flush dirty registers to backing store.
143 * We do this because we want the following move
144 * to ar.bspstore to assign the same value to ar.bsp.
145 */
146 flushrs
147
148 /*
149 * Restore application registers
150 */
151 mov ar.bspstore = loc4 /* rse.bspload = ar.bsp = ar.bspstore = loc4 */
152 mov ar.rnat = loc5
153 mov ar.pfs = loc0
154 mov ar.rsc = loc3
155
156 .explicit
157
158 mov ar.unat = loc2 ;;
159 mov ar.lc = loc6
160
161 /*
162 * Restore general registers including NaT bits
163 */
164 ld8.fill r1 = [in0], 8 ;;
165 ld8.fill r4 = [in0], 8 ;;
166 ld8.fill r5 = [in0], 8 ;;
167 ld8.fill r6 = [in0], 8 ;;
168 ld8.fill r7 = [in0], 8 ;;
169 ld8.fill r12 = [in0], 8 ;; /* restore sp */
170 ld8.fill r13 = [in0], 8 ;;
171
172 /*
173 * Restore branch registers
174 */
175 ld8 loc2 = [in0], 8 ;; /* restore pc */
176 mov b0 = loc2
177 ld8 loc3 = [in0], 8 ;;
178 mov b1 = loc3
179 ld8 loc4 = [in0], 8 ;;
180 mov b2 = loc4
181 ld8 loc5 = [in0], 8 ;;
182 mov b3 = loc5
183 ld8 loc6 = [in0], 8 ;;
184 mov b4 = loc6
185 ld8 loc7 = [in0], 8 ;;
186 mov b5 = loc7
187
188 /*
189 * Restore predicate registers
190 */
191 ld8 loc2 = [in0], 8 ;;
192 mov pr = loc2, ~0
193
194 mov ar.unat = loc1
195
196 mov r8 = r0 /* context_restore returns 0 */
197 br.ret.sptk.many b0
Note: See TracBrowser for help on using the repository browser.