1 | /*
|
---|
2 | * Copyright (C) 2005 Jakub Jermar
|
---|
3 | * All rights reserved.
|
---|
4 | *
|
---|
5 | * Redistribution and use in source and binary forms, with or without
|
---|
6 | * modification, are permitted provided that the following conditions
|
---|
7 | * are met:
|
---|
8 | *
|
---|
9 | * - Redistributions of source code must retain the above copyright
|
---|
10 | * notice, this list of conditions and the following disclaimer.
|
---|
11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
12 | * notice, this list of conditions and the following disclaimer in the
|
---|
13 | * documentation and/or other materials provided with the distribution.
|
---|
14 | * - The name of the author may not be used to endorse or promote products
|
---|
15 | * derived from this software without specific prior written permission.
|
---|
16 | *
|
---|
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
27 | */
|
---|
28 |
|
---|
29 | #ifndef __ia64_INTERRUPT_H__
|
---|
30 | #define __ia64_INTERRUPT_H__
|
---|
31 |
|
---|
32 | #include <typedefs.h>
|
---|
33 | #include <arch/types.h>
|
---|
34 | #include <arch/register.h>
|
---|
35 |
|
---|
36 | #define IRQ_COUNT 1 /* TODO */
|
---|
37 |
|
---|
38 | /** External Interrupt vectors. */
|
---|
39 | #define INTERRUPT_TIMER 0
|
---|
40 | #define INTERRUPT_SPURIOUS 15
|
---|
41 |
|
---|
42 | /** General Exception codes. */
|
---|
43 | #define GE_ILLEGALOP 0
|
---|
44 | #define GE_PRIVOP 1
|
---|
45 | #define GE_PRIVREG 2
|
---|
46 | #define GE_RESREGFLD 3
|
---|
47 | #define GE_DISBLDISTRAN 4
|
---|
48 | #define GE_ILLEGALDEP 8
|
---|
49 |
|
---|
50 | #define EOI 0 /**< The actual value doesn't matter. */
|
---|
51 |
|
---|
52 | struct istate {
|
---|
53 | __r128 f2;
|
---|
54 | __r128 f3;
|
---|
55 | __r128 f4;
|
---|
56 | __r128 f5;
|
---|
57 | __r128 f6;
|
---|
58 | __r128 f7;
|
---|
59 | __r128 f8;
|
---|
60 | __r128 f9;
|
---|
61 | __r128 f10;
|
---|
62 | __r128 f11;
|
---|
63 | __r128 f12;
|
---|
64 | __r128 f13;
|
---|
65 | __r128 f14;
|
---|
66 | __r128 f15;
|
---|
67 | __r128 f16;
|
---|
68 | __r128 f17;
|
---|
69 | __r128 f18;
|
---|
70 | __r128 f19;
|
---|
71 | __r128 f20;
|
---|
72 | __r128 f21;
|
---|
73 | __r128 f22;
|
---|
74 | __r128 f23;
|
---|
75 | __r128 f24;
|
---|
76 | __r128 f25;
|
---|
77 | __r128 f26;
|
---|
78 | __r128 f27;
|
---|
79 | __r128 f28;
|
---|
80 | __r128 f29;
|
---|
81 | __r128 f30;
|
---|
82 | __r128 f31;
|
---|
83 |
|
---|
84 | __address ar_bsp;
|
---|
85 | __address ar_bspstore;
|
---|
86 | __address ar_bspstore_new;
|
---|
87 | __u64 ar_rnat;
|
---|
88 | __u64 ar_ifs;
|
---|
89 | __u64 ar_pfs;
|
---|
90 | __u64 ar_rsc;
|
---|
91 | __address cr_ifa;
|
---|
92 | cr_isr_t cr_isr;
|
---|
93 | __address cr_iipa;
|
---|
94 | psr_t cr_ipsr;
|
---|
95 | __address cr_iip;
|
---|
96 | __u64 pr;
|
---|
97 | __address sp;
|
---|
98 |
|
---|
99 | /*
|
---|
100 | * The following variables are defined only for break_instruction handler.
|
---|
101 | */
|
---|
102 | __u64 in0;
|
---|
103 | __u64 in1;
|
---|
104 | __u64 in2;
|
---|
105 | __u64 in3;
|
---|
106 | __u64 in4;
|
---|
107 | };
|
---|
108 |
|
---|
109 | static inline void istate_set_retaddr(istate_t *istate, __address retaddr)
|
---|
110 | {
|
---|
111 | istate->cr_iip = retaddr;
|
---|
112 | istate->cr_ipsr.ri = 0; /* return to instruction slot #0 */
|
---|
113 | }
|
---|
114 |
|
---|
115 | extern void *ivt;
|
---|
116 |
|
---|
117 | extern void general_exception(__u64 vector, istate_t *istate);
|
---|
118 | extern int break_instruction(__u64 vector, istate_t *istate);
|
---|
119 | extern void universal_handler(__u64 vector, istate_t *istate);
|
---|
120 | extern void nop_handler(__u64 vector, istate_t *istate);
|
---|
121 | extern void external_interrupt(__u64 vector, istate_t *istate);
|
---|
122 | extern void disabled_fp_register(__u64 vector, istate_t *istate);
|
---|
123 |
|
---|
124 |
|
---|
125 |
|
---|
126 | #endif
|
---|