source: mainline/arch/ia64/include/cpu.h@ a3ac9a7

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since a3ac9a7 was 0172eba, checked in by Jakub Jermar <jakub@…>, 20 years ago

ia64 CPU identification.

  • Property mode set to 100644
File size: 1.9 KB
Line 
1/*
2 * Copyright (C) 2005 Jakub Jermar
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#ifndef __ia64_CPU_H__
30#define __ia64_CPU_H__
31
32#include <arch/types.h>
33#include <typedefs.h>
34#include <arch/register.h>
35
36#define FAMILY_ITANIUM 0x7
37#define FAMILY_ITANIUM2 0x1f
38
39struct cpu_arch {
40 __u64 cpuid0;
41 __u64 cpuid1;
42 cpuid3_t cpuid3;
43};
44
45/** Read CPUID register.
46 *
47 * @param n CPUID register number.
48 *
49 * @return Value of CPUID[n] register.
50 */
51static inline __u64 cpuid_read(int n)
52{
53 __u64 v;
54
55 __asm__ volatile ("mov %0 = cpuid[%1]\n" : "=r" (v) : "r" (n));
56
57 return v;
58}
59
60#endif
Note: See TracBrowser for help on using the repository browser.