Changeset f76fed4 in mainline for arch/mips32
- Timestamp:
- 2006-03-03T00:20:31Z (20 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 09c18f78
- Parents:
- ddcf365
- Location:
- arch/mips32
- Files:
-
- 2 edited
-
include/fpu_context.h (modified) (1 diff)
-
src/fpu_context.c (modified) (1 diff)
Legend:
- Unmodified
- Added
- Removed
-
arch/mips32/include/fpu_context.h
rddcf365 rf76fed4 32 32 #include <arch/types.h> 33 33 34 #define ARCH_HAS_FPU 35 #define FPU_CONTEXT_ALIGN sizeof(__native) 36 34 37 struct fpu_context { 35 38 __native dregs[32]; -
arch/mips32/src/fpu_context.c
rddcf365 rf76fed4 51 51 } 52 52 53 void fpu_init( fpu_context_t *fctx)53 void fpu_init() 54 54 { 55 55 /* TODO: Zero all registers */
Note:
See TracChangeset
for help on using the changeset viewer.
