Changeset b696cbf in mainline for boot/arch/mips32/Makefile.inc


Ignore:
Timestamp:
2013-03-15T20:53:30Z (12 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
ddfd158
Parents:
606f6a1
Message:

Generate code exactly for the CPU used on the machine.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • boot/arch/mips32/Makefile.inc

    r606f6a1 rb696cbf  
    2929BFD_ARCH = mips
    3030BITS = 32
    31 EXTRA_CFLAGS = -msoft-float -mno-abicalls -G 0 -fno-zero-initialized-in-bss -mips3 -mabi=32
     31EXTRA_CFLAGS = -msoft-float -mno-abicalls -G 0 -fno-zero-initialized-in-bss -mabi=32
    3232
    3333ifeq ($(MACHINE),msim)
     
    3535        BFD_OUTPUT = binary
    3636        ENDIANESS = LE
     37        EXTRA_CFLAGS += -march=r4000
    3738endif
    3839ifeq ($(MACHINE),lmalta)
     
    4041        BFD_OUTPUT = elf32-tradlittlemips
    4142        ENDIANESS = LE
     43        EXTRA_CFLAGS += -march=4kc
    4244endif
    4345ifeq ($(MACHINE),bmalta)
     
    4547        BFD_OUTPUT = elf32-tradbigmips
    4648        ENDIANESS = BE
     49        EXTRA_CFLAGS += -march=4kc
    4750endif
    4851
Note: See TracChangeset for help on using the changeset viewer.