Changeset 89c57b6 in mainline for kernel/arch/sparc64/src/mm/sun4v/tlb.c
- Timestamp:
- 2011-04-13T14:45:41Z (14 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 88634420
- Parents:
- cefb126 (diff), 17279ead (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc64/src/mm/sun4v/tlb.c
rcefb126 r89c57b6 213 213 214 214 /** ITLB miss handler. */ 215 void fast_instruction_access_mmu_miss( unative_t unused, istate_t *istate)215 void fast_instruction_access_mmu_miss(sysarg_t unused, istate_t *istate) 216 216 { 217 217 uintptr_t va = ALIGN_DOWN(istate->tpc, PAGE_SIZE); … … 358 358 const char *str) 359 359 { 360 fault_if_from_uspace(istate, "%s, Address=%p.", str, va); 361 panic_memtrap(istate, PF_ACCESS_EXEC, va, "%s.", str); 360 fault_if_from_uspace(istate, "%s, address=%p.", str, 361 (void *) va); 362 panic_memtrap(istate, PF_ACCESS_EXEC, va, str); 362 363 } 363 364 … … 365 366 uint64_t page_and_ctx, const char *str) 366 367 { 367 fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d).", str,368 DMISS_ADDRESS(page_and_ctx), DMISS_CONTEXT(page_and_ctx));369 panic_memtrap(istate, PF_ACCESS_ READ, DMISS_ADDRESS(page_and_ctx),370 "%s.");368 fault_if_from_uspace(istate, "%s, page=%p (asid=%" PRId64 ").", str, 369 (void *) DMISS_ADDRESS(page_and_ctx), DMISS_CONTEXT(page_and_ctx)); 370 panic_memtrap(istate, PF_ACCESS_UNKNOWN, DMISS_ADDRESS(page_and_ctx), 371 str); 371 372 } 372 373 … … 374 375 uint64_t page_and_ctx, const char *str) 375 376 { 376 fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d).", str,377 DMISS_ADDRESS(page_and_ctx), DMISS_CONTEXT(page_and_ctx));377 fault_if_from_uspace(istate, "%s, page=%p (asid=%" PRId64 ").", str, 378 (void *) DMISS_ADDRESS(page_and_ctx), DMISS_CONTEXT(page_and_ctx)); 378 379 panic_memtrap(istate, PF_ACCESS_WRITE, DMISS_ADDRESS(page_and_ctx), 379 "%s.");380 str); 380 381 } 381 382 … … 399 400 uint64_t errno = __hypercall_fast3(MMU_DEMAP_ALL, 0, 0, 400 401 MMU_FLAG_DTLB | MMU_FLAG_ITLB); 401 if (errno != HV_EOK) { 402 panic("Error code = %d.\n", errno); 403 } 402 if (errno != HV_EOK) 403 panic("Error code = %" PRIu64 ".\n", errno); 404 404 } 405 405
Note:
See TracChangeset
for help on using the changeset viewer.