Changeset 8565a42 in mainline for uspace/lib/drv/generic/remote_pci.c


Ignore:
Timestamp:
2018-03-02T20:34:50Z (7 years ago)
Author:
GitHub <noreply@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
a1a81f69, d5e5fd1
Parents:
3061bc1 (diff), 34e1206 (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the (diff) links above to see all the changes relative to each parent.
git-author:
Jiří Zárevúcky <zarevucky.jiri@…> (2018-03-02 20:34:50)
git-committer:
GitHub <noreply@…> (2018-03-02 20:34:50)
Message:

Remove all trailing whitespace, everywhere.

See individual commit messages for details.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • uspace/lib/drv/generic/remote_pci.c

    r3061bc1 r8565a42  
    5454{
    5555        sysarg_t res = 0;
    56        
     56
    5757        async_exch_t *exch = async_exchange_begin(sess);
    5858        errno_t rc = async_req_2_1(exch, DEV_IFACE_ID(PCI_DEV_IFACE),
    5959            IPC_M_CONFIG_SPACE_READ_8, address, &res);
    6060        async_exchange_end(exch);
    61        
     61
    6262        *val = (uint8_t) res;
    6363        return rc;
     
    6868{
    6969        sysarg_t res = 0;
    70        
     70
    7171        async_exch_t *exch = async_exchange_begin(sess);
    7272        errno_t rc = async_req_2_1(exch, DEV_IFACE_ID(PCI_DEV_IFACE),
    7373            IPC_M_CONFIG_SPACE_READ_16, address, &res);
    7474        async_exchange_end(exch);
    75        
     75
    7676        *val = (uint16_t) res;
    7777        return rc;
     
    8282{
    8383        sysarg_t res = 0;
    84        
     84
    8585        async_exch_t *exch = async_exchange_begin(sess);
    8686        errno_t rc = async_req_2_1(exch, DEV_IFACE_ID(PCI_DEV_IFACE),
    8787            IPC_M_CONFIG_SPACE_READ_32, address, &res);
    8888        async_exchange_end(exch);
    89        
     89
    9090        *val = (uint32_t) res;
    9191        return rc;
     
    9898            IPC_M_CONFIG_SPACE_WRITE_8, address, val);
    9999        async_exchange_end(exch);
    100        
     100
    101101        return rc;
    102102}
     
    109109            IPC_M_CONFIG_SPACE_WRITE_16, address, val);
    110110        async_exchange_end(exch);
    111        
     111
    112112        return rc;
    113113}
     
    120120            IPC_M_CONFIG_SPACE_WRITE_32, address, val);
    121121        async_exchange_end(exch);
    122        
     122
    123123        return rc;
    124124}
Note: See TracChangeset for help on using the changeset viewer.