Changeset 3c4762c in mainline


Ignore:
Timestamp:
2009-12-29T21:30:34Z (15 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
e84037f
Parents:
62e1e1d
Message:

Start each amd64 fibril with zero RBP to stop tracing stack at the right moment.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • uspace/lib/libc/arch/amd64/include/fibril.h

    r62e1e1d r3c4762c  
    4444#define SP_DELTA     16
    4545
     46#define context_set(c, _pc, stack, size, ptls) \
     47        do { \
     48                (c)->pc = (sysarg_t) (_pc); \
     49                (c)->sp = ((sysarg_t) (stack)) + (size) - SP_DELTA; \
     50                (c)->tls = (sysarg_t) (ptls); \
     51                (c)->rbp = 0; \
     52        } while (0)
     53
    4654/* We include only registers that must be preserved
    4755 * during function call
Note: See TracChangeset for help on using the changeset viewer.