Ignore:
Timestamp:
2017-11-20T17:23:12Z (6 years ago)
Author:
Salmelu <salmelu@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
6b433a8
Parents:
888238e9
git-author:
Salmelu <salmelu@…> (2017-11-20 17:22:34)
git-committer:
Salmelu <salmelu@…> (2017-11-20 17:23:12)
Message:

First isoch transfers - transfers.c part

File:
1 edited

Legend:

Unmodified
Added
Removed

  • uspace/drv/bus/usb/xhci/hw_struct/trb.h

    r888238e9 rd3086873  
    146146#define TRB_CTRL_SET_TRT(trb, val) \
    147147        xhci_dword_set_bits(&(trb).control, val, 17, 16)
     148
     149#define TRB_CTRL_SET_TBC(trb, val) \
     150        xhci_dword_set_bits(&(trb).control, val, 8, 7)
     151#define TRB_CTRL_SET_TLBPC(trb, val) \
     152        xhci_dword_set_bits(&(trb).control, val, 19, 16)
     153#define TRB_CTRL_SET_SIA(trb, val) \
     154        xhci_dword_set_bits(&(trb).control, val, 31, 31)
    148155
    149156/**
Note: See TracChangeset for help on using the changeset viewer.