Changeset b7aa7c5 in mainline for kernel/arch/mips32/src/interrupt.c
- Timestamp:
- 2010-05-20T21:11:51Z (14 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 3d948be
- Parents:
- f34c09e
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/mips32/src/interrupt.c
rf34c09e rb7aa7c5 89 89 } 90 90 91 /** Check interrupts state. 92 * 93 * @return True if interrupts are disabled. 94 * 95 */ 96 bool interrupts_disabled(void) 97 { 98 return !(cp0_status_read() & cp0_status_ie_enabled_bit); 99 } 100 91 101 /* TODO: This is SMP unsafe!!! */ 92 102 uint32_t count_hi = 0;
Note:
See TracChangeset
for help on using the changeset viewer.