Fork us on GitHub Follow us on Facebook Follow us on Twitter

Changeset b7aa7c5 in mainline


Ignore:
Timestamp:
2010-05-20T21:11:51Z (11 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master
Children:
3d948be
Parents:
f34c09e
Message:

Add mips32 interrupts_disabled().

Location:
kernel/arch/mips32
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/mips32/include/asm.h

    rf34c09e rb7aa7c5  
    7474extern void interrupts_restore(ipl_t ipl);
    7575extern ipl_t interrupts_read(void);
    76 extern void asm_delay_loop(uint32_t t);
     76extern bool interrupts_disabled(void);
    7777
    7878static inline void pio_write_8(ioport8_t *port, uint8_t v)
  • kernel/arch/mips32/src/interrupt.c

    rf34c09e rb7aa7c5  
    8989}
    9090
     91/** Check interrupts state.
     92 *
     93 * @return True if interrupts are disabled.
     94 *
     95 */
     96bool interrupts_disabled(void)
     97{
     98        return !(cp0_status_read() & cp0_status_ie_enabled_bit);
     99}
     100
    91101/* TODO: This is SMP unsafe!!! */
    92102uint32_t count_hi = 0;
Note: See TracChangeset for help on using the changeset viewer.