Changeset 9cc0d7c in mainline for kernel/arch/arm32/src/exception.c
- Timestamp:
- 2007-11-17T14:12:48Z (17 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 7e956eb
- Parents:
- 05ae7081
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/arm32/src/exception.c
r05ae7081 r9cc0d7c 215 215 * where handler's address is stored 216 216 */ 217 volatile uint32_t handler_address_ptr = EXC_VECTORS_SIZE - PREFETCH_OFFSET; 217 volatile uint32_t handler_address_ptr = EXC_VECTORS_SIZE - 218 PREFETCH_OFFSET; 218 219 219 220 /* make it LDR instruction and store at exception vector */ … … 287 288 static void swi_exception(int exc_no, istate_t *istate) 288 289 { 289 /*290 dprintf("SYSCALL: r0-r4: %x, %x, %x, %x, %x; pc: %x\n", istate->r0,291 istate->r1, istate->r2, istate->r3, istate->r4, istate->pc);292 */293 294 290 istate->r0 = syscall_handler(istate->r0, istate->r1, istate->r2, 295 istate->r3, istate->r4 );291 istate->r3, istate->r4, istate->r5, istate->r6); 296 292 } 297 293
Note:
See TracChangeset
for help on using the changeset viewer.