Changeset 8bb0af7f in mainline for kernel/arch/arm32/src/cpu/cpu.c


Ignore:
Timestamp:
2021-08-06T07:56:17Z (3 years ago)
Author:
Maurizio Lombardi <mlombard@…>
Parents:
98a935e
Message:

arm32: performance boost on raspberry pi

  • enable the icache and branch prediction for ARMv6
  • flush the branch predictor after writing to the TTBR0 register

Signed-off-by: Maurizio Lombardi <mlombard@…>

File:
1 edited

Legend:

Unmodified
Added
Removed

  • kernel/arch/arm32/src/cpu/cpu.c

    r98a935e r8bb0af7f  
    170170         */
    171171        control_reg |= SCTLR_CACHE_EN_FLAG;
    172 #endif
    173 #ifdef PROCESSOR_ARCH_armv7_a
    174172        /*
    175173         * ICache coherency is elaborated on in barrier.h.
Note: See TracChangeset for help on using the changeset viewer.