Fork us on GitHub Follow us on Facebook Follow us on Twitter

Changeset 84f0a79 in mainline for kernel/arch/mips32/include/cp0.h


Ignore:
Timestamp:
2011-03-24T17:33:17Z (11 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master
Children:
ed2c8ff
Parents:
5f9f37d
Message:

Add missing volatile to inline assembly.
With this fix, the kconsole tlb command gives sensible results again.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/mips32/include/cp0.h

    r5f9f37d r84f0a79  
    7070  { \
    7171      uint32_t retval; \
    72       asm("mfc0 %0, $" #reg : "=r"(retval)); \
     72      asm volatile ("mfc0 %0, $" #reg : "=r"(retval)); \
    7373      return retval; \
    7474  }
     
    7676#define GEN_WRITE_CP0(nm,reg) static inline void cp0_ ##nm##_write(uint32_t val) \
    7777 { \
    78     asm("mtc0 %0, $" #reg : : "r"(val) ); \
     78    asm volatile ("mtc0 %0, $" #reg : : "r"(val) ); \
    7979 }
    8080
Note: See TracChangeset for help on using the changeset viewer.