Changeset 7bf9217 in mainline for kernel/arch/arm32/include/arch/mm/page_armv6.h
- Timestamp:
- 2013-08-08T20:59:02Z (11 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- e93bb24
- Parents:
- 15187c3
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/arm32/include/arch/mm/page_armv6.h
r15187c3 r7bf9217 265 265 * set_ptl0_addr (kernel/arch/arm32/include/arch/mm/page.h) 266 266 */ 267 //TODO: Use writeback, write-allocate caches 268 p->tex = 6; 269 p->cacheable = 1; 270 p->bufferable = 0; 267 p->tex = 5; 268 p->cacheable = 0; 269 p->bufferable = 1; 271 270 } else { 272 271 /*
Note:
See TracChangeset
for help on using the changeset viewer.