Fork us on GitHub Follow us on Facebook Follow us on Twitter

Changeset 7bf9217 in mainline


Ignore:
Timestamp:
2013-08-08T20:59:02Z (7 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
master
Children:
e93bb24
Parents:
15187c3
Message:

armv7: Enable Write back write allocate caches.

Files:
3 edited

Legend:

Unmodified
Added
Removed
  • boot/arch/arm32/src/mm.c

    r15187c3 r7bf9217  
    147147         * set_ptl0_addr (kernel/arch/arm32/include/arch/mm/page.h)
    148148         */
    149         //TODO: Use write-back write-allocate caches
    150         pte->tex = section_cacheable(frame) ? 6 : 0;
    151         pte->bufferable = section_cacheable(frame) ? 0 : 0;
    152         pte->cacheable = section_cacheable(frame) ? 1 : 0;
     149        pte->tex = section_cacheable(frame) ? 5 : 0;
     150        pte->cacheable = section_cacheable(frame) ? 0 : 0;
     151        pte->bufferable = section_cacheable(frame) ? 1 : 0;
    153152#else
    154153        pte->bufferable = 1;
     
    184183         */
    185184        uint32_t val = (uint32_t)boot_pt & TTBR_ADDR_MASK;
    186         val |= TTBR_RGN_WT_CACHE | TTBR_C_FLAG;
     185        val |= TTBR_RGN_WBWA_CACHE | TTBR_C_FLAG;
    187186        TTBR0_write(val);
    188187}
  • kernel/arch/arm32/include/arch/mm/page.h

    r15187c3 r7bf9217  
    154154{
    155155        uint32_t val = (uint32_t)pt & TTBR_ADDR_MASK;
    156         val |= TTBR_RGN_WT_CACHE | TTBR_C_FLAG;
     156        val |= TTBR_RGN_WBWA_CACHE | TTBR_C_FLAG;
    157157        TTBR0_write(val);
    158158}
  • kernel/arch/arm32/include/arch/mm/page_armv6.h

    r15187c3 r7bf9217  
    265265                 * set_ptl0_addr (kernel/arch/arm32/include/arch/mm/page.h)
    266266                 */
    267                 //TODO: Use writeback, write-allocate caches
    268                 p->tex = 6;
    269                 p->cacheable = 1;
    270                 p->bufferable = 0;
     267                p->tex = 5;
     268                p->cacheable = 0;
     269                p->bufferable = 1;
    271270        } else {
    272271                /*
Note: See TracChangeset for help on using the changeset viewer.