Changeset 63e27ef in mainline for kernel/arch/mips32/src/mm/tlb.c


Ignore:
Timestamp:
2017-06-19T21:47:42Z (7 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
deacc58d
Parents:
7354b5e
Message:

ASSERT → assert

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/mips32/src/mm/tlb.c

    r7354b5e r63e27ef  
    4444#include <print.h>
    4545#include <log.h>
    46 #include <debug.h>
     46#include <assert.h>
    4747#include <align.h>
    4848#include <interrupt.h>
     
    160160#endif
    161161
    162         ASSERT(!index.p);
     162        assert(!index.p);
    163163
    164164        badvaddr = cp0_badvaddr_read();
     
    323323        int i;
    324324
    325         ASSERT(interrupts_disabled());
     325        assert(interrupts_disabled());
    326326
    327327        hi_save.value = cp0_entry_hi_read();
     
    356356        int i;
    357357
    358         ASSERT(interrupts_disabled());
    359         ASSERT(asid != ASID_INVALID);
     358        assert(interrupts_disabled());
     359        assert(asid != ASID_INVALID);
    360360
    361361        hi_save.value = cp0_entry_hi_read();
     
    398398        tlb_index_t index;
    399399
    400         ASSERT(interrupts_disabled());
     400        assert(interrupts_disabled());
    401401       
    402402        if (asid == ASID_INVALID)
Note: See TracChangeset for help on using the changeset viewer.